E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	300MHz
Connectivity	CANbus, Ethernet, I ² C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	75
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	384K × 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 10x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsame70n21a-ant

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note: Refer to the "Active Mode" section in the Power Considerations chapter for restrictions on the voltage range of analog cells.

Reinforced Safety Watchdog Timer (RSWDT)

Value	Description
0	Enables the RSWDT.
1	Disables the RSWDT.

Bit 13 – WDRSTEN Watchdog Reset Enable

Value	Description
0	A Watchdog fault (underflow or error) has no effect on the resets.
1	A Watchdog fault (underflow or error) triggers a watchdog reset.

Bit 12 – WDFIEN Watchdog Fault Interrupt Enable

Value	Description
0	A Watchdog fault (underflow or error) has no effect on interrupt.
1	A Watchdog fault (underflow or error) asserts interrupt.

Bits 11:0 – WDV[11:0] Watchdog Counter Value

Defines the value loaded in the 12-bit watchdog counter.

Parallel Input/Output Controller (PIO)

32.6.1.46 PIO Write Protection Mode Register

Name:	PIO_WPMR
Offset:	0x00E4
Reset:	0x00000000
Property:	Read/Write

Bit	31	30	29	28	27	26	25	24		
	WPKEY[23:16]									
Access	Cess									
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
				WPKE	Y[15:8]					
Access										
Reset	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8		
				WPKE	Y[7:0]					
Access										
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
ſ								WPEN		
Access										

Reset

0

Bits 31:8 - WPKEY[23:0] Write Protection Key

Value	Name	Description
0x50494	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit.
F		Always reads as 0.

Bit 0 – WPEN Write Protection Enable

Refer to "Register Write Protection" for the list of registers that can be protected.


	/ alue	Description
(C	Disables the write protection if WPKEY corresponds to 0x50494F ("PIO" in ASCII).
-	1	Enables the write protection if WPKEY corresponds to 0x50494F ("PIO" in ASCII).

- Bit 22 PDRQFR PDelay Request Frame Received
- Bit 21 SFT PTP Sync Frame Transmitted
- **Bit 20 DRQFT** PTP Delay Request Frame Transmitted
- Bit 19 SFR PTP Sync Frame Received
- Bit 18 DRQFR PTP Delay Request Frame Received
- Bit 15 EXINT External Interrupt
- **Bit 14 PFTR** Pause Frame Transmitted
- Bit 13 PTZ Pause Time Zero
- Bit 12 PFNZ Pause Frame with Non-zero Pause Quantum Received
- Bit 11 HRESP HRESP Not OK
- Bit 10 ROVR Receive Overrun
- Bit 7 TCOMP Transmit Complete
- Bit 6 TFC Transmit Frame Corruption Due to AHB Error
- Bit 5 RLEX Retry Limit Exceeded or Late Collision
- Bit 4 TUR Transmit Underrun
- Bit 3 TXUBR TX Used Bit Read
- Bit 2 RXUBR RX Used Bit Read
- Bit 1 RCOMP Receive Complete
- Bit 0 MFS Management Frame Sent

	Name: Offset: Reset: Property:	GMAC_PFR 0x164 0x00000000 -						
Bit	31	30	29	28	27	26	25	24
A								
Access Reset								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
10000								
Bit	15	14	13	12	11	10	9	8
				PFRX	[15:8]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				PFR	K[7:0]			
Access		R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

38.8.63 GMAC Pause Frames Received Register

Bits 15:0 – PFRX[15:0] Pause Frames Received Register This register counts the number of pause frames received without error.



38.8.80 GMAC IP Header Checksum Errors Register

Bits 7:0 – HCKER[7:0] IP Header Checksum Errors

This register counts the number of frames discarded due to an incorrect IP header checksum, but are between 64 and 1518 Bytes (1536 Bytes if GMAC_NCFGR.MAXFS=1) and do not have a CRC error, an alignment error, nor a symbol error.

USB High-Speed Interface (USBHS)

39.6.53 Host Pipe x Set Register (Isochronous Pipes)

 Name:
 USBHS_HSTPIPIFRx (ISOPIPES)

 Offset:
 0x0590 + x*0x04 [x=0..9]

 Reset:
 0

 Property:
 Read/Write

This register view is relevant only if PTYPE = 0x1 in "Host Pipe x Configuration Register".

For additional information, see "Host Pipe x Status Register (Isochronous Pipes)".

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Sets the corresponding bit in USBHS_HSTPIPISRx, which may be useful for test or debug purposes.

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
				NBUSYBKS				
Access			I					
Reset				0				
Bit	7	6	5	4	3	2	1	0
	SHORTPACKE	CRCERRIS	OVERFIS	NAKEDIS	PERRIS	UNDERFIS	TXOUTIS	RXINIS
	TIS							
Access			1	1		1		
		0	0	0	0	0	0	0
Access Reset Bit	7 SHORTPACKE TIS	6 CRCERRIS	5	NBUSYBKS 0 4 NAKEDIS	3 PERRIS	2	1 TXOUTIS	0 RXINI

Bit 12 – NBUSYBKS Number of Busy Banks Set

Bit 7 – SHORTPACKETIS Short Packet Interrupt Set

Bit 6 – CRCERRIS CRC Error Interrupt Set

Bit 5 – OVERFIS Overflow Interrupt Set

Bit 4 - NAKEDIS NAKed Interrupt Set

Bit 3 – PERRIS Pipe Error Interrupt Set

USB High-Speed Interface (USBHS)

39.6.56 Host Pipe x Mask Register (Isochronous Pipes)

Name:	USBHS_HSTPIPIMRx (ISOPIPES)
Offset:	0x05C0 + x*0x04 [x=09]
Reset:	0
Property:	Read/Write

This register view is relevant only if PTYPE = 0x1 in "Host Pipe x Configuration Register".

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
						RSTDT	PFREEZE	PDISHDMA
Access								
Reset						0	0	0
Bit	15	14	13	12	11	10	9	8
		FIFOCON		NBUSYBKE				
Access								
Reset		0		0				
Bit	7	6	5	4	3	2	1	0
	SHORTPACKE	CRCERRE	OVERFIE	NAKEDE	PERRE	UNDERFIE	TXOUTE	RXINE
	TIE							
Access								
Reset	0	0	0	0	0	0	0	0

Bit 18 – RSTDT Reset Data Toggle

Value	Description
0	No reset of the Data Toggle is ongoing.
1	Set when USBHS_HSTPIPIER.RSTDTS = 1. This resets the Data Toggle to its initial value for the current pipe.

Bit 17 – PFREEZE Pipe Freeze

This freezes the pipe request generation.

Value	Description
0	Cleared when USBHS_HSTPIPIDR.PFREEZEC = 1. This enables the pipe request generation.
1	Set when one of the following conditions is met:
	• USBHS_HSTPIPIER.PFREEZES = 1.
	The pipe is not configured.
	A STALL handshake has been received on the pipe.
	 An error has occurred on the pipe (USBHS_HSTPIPISR.PERRI = 1).

Serial Peripheral Interface (SPI)

41.8.9 SPI Chip Select Register

Name:	SPI_CSRx
Offset:	0x30 + x*0x04 [x=03]
Reset:	0
Property:	R/W

This register can only be written if the WPEN bit is cleared in the SPI Write Protection Mode Register.

SPI_CSRx must be written even if the user wants to use the default reset values. The BITS field is not updated with the translated value unless the register is written.

31	30	29	28	27	26	25	24
	DLYBCT[7:0]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
				10	10	<i>.</i> –	10
23	22	21	20	19	18	17	16
			DLYI	BS[7:0]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
			SCE	R[7:0]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
	BITS	S[3:0]		CSAAT	CSNAAT	NCPHA	CPOL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
	R/W 0 23 R/W 0 15 R/W 0 7	R/W R/W 0 0 23 22 R/W R/W 0 0 15 14 R/W R/W 0 0 7 6 BITS R/W R/W	R/W R/W R/W 0 0 0 23 22 21 23 22 21 R/W R/W R/W 0 0 0 15 14 13 R/W R/W R/W 0 0 0 7 6 5 BITS[3:0] R/W R/W	R/W R/W R/W R/W Q	R/W R/W R/W R/W R/W 0 0 0 0 0 23 22 21 20 19 23 22 21 20 19 DLYBS[7:0] DLYBS[7:0] R/W R/W R/W R/W 0 0 0 0 0 15 14 13 12 11 SCBR[7:0] R/W R/W R/W R/W 0 0 0 0 0 7 6 5 4 3 BITS[3:0] CSAAT R/W R/W R/W R/W Q 0 0 Q Q 11 15 14 13 12 11 SCBR[7:0] Q Q Q Q Q Q 13 12 14 3 Q Q Q Q Q Q Q Q Q Q Q Q Q <td>R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 23 22 21 20 19 18 DLYBS[7:0] R/W R/W R/W R/W 0 0 0 0 0 15 14 13 12 11 10 SCBR[7:0] R/W R/W R/W R/W R/W 0 0 0 0 0 15 14 13 12 11 10 SCBR[7:0] R/W R/W R/W R/W Q/W 0 0 0 0 0 0 7 6 5 4 3 2 G 5 4 3 2 SNAAT BITS[3:0] K/W R/W R/W R/W R/W</td> <td>DLYBCT[7:0] R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 23 22 21 20 19 18 17 23 22 21 20 19 18 17 R/W R/W R/W R/W R/W R/W R/W 0 0 0 15 14 13 12 11 10 9 15 15 14 13 12 11 10 9 16 R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 15 14 13 12 11 10 9 1 1 15 14 13 12 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1</td>	R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 23 22 21 20 19 18 DLYBS[7:0] R/W R/W R/W R/W 0 0 0 0 0 15 14 13 12 11 10 SCBR[7:0] R/W R/W R/W R/W R/W 0 0 0 0 0 15 14 13 12 11 10 SCBR[7:0] R/W R/W R/W R/W Q/W 0 0 0 0 0 0 7 6 5 4 3 2 G 5 4 3 2 SNAAT BITS[3:0] K/W R/W R/W R/W R/W	DLYBCT[7:0] R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 23 22 21 20 19 18 17 23 22 21 20 19 18 17 R/W R/W R/W R/W R/W R/W R/W 0 0 0 15 14 13 12 11 10 9 15 15 14 13 12 11 10 9 16 R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 15 14 13 12 11 10 9 1 1 15 14 13 12 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1

Bits 31:24 – DLYBCT[7:0] Delay Between Consecutive Transfers

This field defines the delay between two consecutive transfers with the same peripheral without removing the chip select. The delay is always inserted after each transfer and before removing the chip select if needed.

When DLYBCT = 0, no delay between consecutive transfers is inserted and the clock keeps its duty cycle over the character transfers.

Otherwise, the following equation determines the delay:

DLYBCT = Delay Between Consecutive Transfers × f_{peripheral clock} / 32

Bits 23:16 - DLYBS[7:0] Delay Before SPCK


This field defines the delay from NPCS falling edge (activation) to the first valid SPCK transition.


When DLYBS = 0, the delay is half the SPCK clock period.

Otherwise, the following equation determines the delay:

DLYBS = Delay Before SPCK × f_{peripheral clock}

Quad Serial Peripheral Interface (QSPI)





* Not defined but normally LSB of previous character transmitted.


42.6.3 Transfer Delays

The figure below shows several consecutive transfers while the chip select is active. Three delays can be programmed to modify the transfer waveforms:

- The delay between the deactivation and the activation of QCS, programmed by writing QSPI_MR.DLYCS. Allows to adjust the minimum time of QCS at high level.
- The delay before QSCK, programmed by writing QSPI_SR.DLYBS. Allows the start of QSCK to be delayed after the chip select has been asserted.

optionally have AC-parallel termination near the farthest Device from the Controller to ensure a clean clock by minimizing reflections.





48.6 Functional Description

48.6.1 Link Layer

The MediaLB link layer uses the concept of ChannelAddress, Command, RxStatus, and Data to transport all MOST Network data types and manage MediaLB.

These terms are defined as follows:

ChannelAddress:

A 16-bit token, which is sent on the MLBS line by the MediaLB Controller at the end of a physical channel. A unique ChannelAddress defines a logical channel and grants a particular physical channel to a transmitting (Tx) and a receiving (Rx) MediaLB Device.

• Command:

A byte-wide value sent by the transmitting (Tx) MediaLB Device on the MLBS line at the start of a physical channel. This command byte indicates the data type and additional control information to the Rx MediaLB Device. The Tx Device also outputs data on the MLBD signal during the same physical channel that Command is sent.

RxStatus:

© 2018 Microchip Technology Inc.

48.7.8 HBI Control Register

Name:	MLB_HCTL
Offset:	0x080
Reset:	0x00000000
Property:	Read/Write

The HC can control and monitor general operation of the HBI block by reading and writing the HBI Control Register (MLB_HCTL) through the I/O interface. Each bit of MLB_HCTL is read/write.

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
	EN							
Access								
Reset	0							
Bit	7	6	5	4	3	2	1	0
							RST1	RST0
Access								
Reset							0	0

Bit 15 – EN HBI Enable

Value	Description
0	Disabled
1	Enabled

Bit 1 – RST1 Address Generation Unit 1 Software Reset

Value	Description
0	Active
1	Reset

Bit 0 - RST0 Address Generation Unit 0 Software Reset

Value	Description
0	Active
1	Reset

Controller Area Network (MCAN)

49.6.26 MCAN New Data 2

	Name: Offset: Reset: Property:	MCAN_NDAT2 0x9C 0x00000000 Read/Write	2					
Bit	31	30	29	28	27	26	25	24
	ND63	ND62	ND61	ND60	ND59	ND58	ND57	ND56
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	ND55	ND54	ND53	ND52	ND51	ND50	ND49	ND48
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	ND47	ND46	ND45	ND44	ND43	ND42	ND41	ND40
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	ND39	ND38	ND37	ND36	ND35	ND34	ND33	ND32
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 – NDx New Data

The register holds the New Data flags of Receive Buffers 32 to 63. The flags are set when the respective Receive Buffer has been updated from a received frame. The flags remain set until the processor clears them. A flag is cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. A hard reset will clear the register.

Value	Description
0	Receive Buffer not updated.
1	Receive Buffer updated from new message.

- SYNC: Each channel has a synchronization signal SYNC. When asserted, this signal has the same effect as a software trigger. The SYNC signals of all channels are asserted simultaneously by writing TC_BCR with SYNC set.
- Compare RC Trigger: RC is implemented in each channel and can provide a trigger when the counter value matches the RC value if TC_CMRx.CPCTRG is set .

The channel can also be configured to have an external trigger. In Capture mode, the external trigger signal can be selected between TIOAx and TIOBx. In Waveform mode, an external event can be programmed on one of the following signals: TIOBx, XC0, XC1 or XC2. This external event can then be programmed to perform a trigger by setting TC_CMRx.ENETRG.

If an external trigger is used, the duration of the pulses must be longer than the peripheral clock period in order to be detected.

50.6.7 Capture Mode

Capture mode is entered by clearing TC_CMRx.WAVE.

Capture mode allows the TC channel to perform measurements such as pulse timing, frequency, period, duty cycle and phase on TIOAx and TIOBx signals which are considered as inputs.

The figure Figure 50-6 shows the configuration of the TC channel when programmed in Capture mode.

50.6.8 Capture Registers A and B

Registers A and B (TC_RA and TC_RB) are used as capture registers. They can be loaded with the counter value when a programmable event occurs on the signal TIOAx.

TC_CMRx.LDRA defines the TIOAx selected edge for the loading of TC_RA, and TC_CMRx.LDRB defines the TIOAx selected edge for the loading of TC_RB.

The subsampling ratio defined by TC_CMRx.SBSMPLR is applied to these selected edges, so that the loading of Register A and Register B occurs once every 1, 2, 4, 8 or 16 selected edges.

TC_RA is loaded only if it has not been loaded since the last trigger or if TC_RB has been loaded since the last loading of TC_RA.

TC_RB is loaded only if TC_RA has been loaded since the last trigger or the last loading of TC_RB.

Loading TC_RA or TC_RB before the read of the last value loaded sets TC_SR.LOVRS. In this case, the old value is overwritten.

When DMA is used (on channel 0), the Register AB (TC_RAB) address must be configured as source address of the transfer. TC_RAB provides the next unread value from TC_RA and TC_RB. It may be read by the DMA after a request has been triggered upon loading TC_RA or TC_RB.

50.6.9 Transfer with DMAC in Capture Mode

The DMAC can perform access from the TC to system memory in Capture mode only.

The following figure illustrates how TC_RA and TC_RB can be loaded in the system memory without processor intervention.

50.7.21 TC Fault Mode Register

Name:	TC_FMR
Offset:	0xD8
Reset:	0x00000000
Property:	Read/Write

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

Bit	31	30	29	28	27	26	25	24
Access						-		
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
	_	_	_					
Bit	7	6	5	4	3	2	1	0
							ENCF1	ENCF0
Access							R/W	R/W
Reset							0	0

Bit 1 – ENCF1 Enable Compare Fault Channel 1

Value	Description
0	Disables the FAULT output source (CPCS flag) from channel 1.
1	Enables the FAULT output source (CPCS flag) from channel 1.

Bit 0 – ENCF0 Enable Compare Fault Channel 0

Value	Description
0	Disables the FAULT output source (CPCS flag) from channel 0.
1	Enables the FAULT output source (CPCS flag) from channel 0.

٠


• UNRE: this flag is set to '1' when the update period defined by the UPR field has elapsed while the whole data has not been written by the DMA Controller. It is reset to '0' when PWM_ISR2 is read.

Depending on the interrupt mask in PWM_IMR2, an interrupt can be generated by these flags.

Sequence for Method 3:

- 1. Select the automatic write of duty-cycle values and automatic update by setting the field UPDM to 2 in the PWM_SCM register.
- 2. Define the synchronous channels by the bits SYNCx in the PWM_SCM register.
- 3. Define the update period by the field UPR in the PWM_SCUP register.
- 4. Define when the WRDY flag and the corresponding DMA Controller transfer request must be set in the update period by the PTRM bit and the PTRCS field in the PWM_SCM register (at the end of the update period or when a comparison matches).
- 5. Define the DMA Controller transfer settings for the duty-cycle values and enable it in the DMA Controller registers
- 6. Enable the synchronous channels by writing CHID0 in the PWM_ENA register.
- 7. If an update of the period value and/or of the dead-time values is required, write registers that need to be updated (PWM_CPRDUPDx, PWM_DTUPDx), else go to Step 10.
- 8. Set UPDULOCK to '1' in PWM_SCUC.
- 9. The update of these registers will occur at the beginning of the next PWM period. At this moment the bit UPDULOCK is reset, go to Step 7. for new values.
- 10. If an update of the update period value is required, check first that write of a new update value is possible by polling the flag WRDY (or by waiting for the corresponding interrupt) in PWM_ISR2, else go to Step 14.
- 11. Write the register that needs to be updated (PWM_SCUPUPD).
- 12. The update of this register will occur at the next PWM period of the synchronous channels when the Update Period is elapsed. Go to Step 10. for new values.
- 13. Wait for the DMA status flag indicating that the buffer transfer is complete. If the transfer has ended, define a new DMA transfer for new duty-cycle values. Go to Step 5.

Figure 51-21. Method 3 (UPDM = 2 and PTRM = 0)



Analog Front-End Controller (AFEC)

The AFEC can apply different gain and offset on each channel.


The gain is configured in the GAIN field of the Channel Gain Register (AFEC_CGR) as shown in the following table.

GAIN	GAIN (DIFFx = 0)	GAIN (DIFFx = 1)
0	1	1
1	2	2
2	4	4
3	4	4

Table 52-5. Gain of the Sample-and-Hold Unit

The analog offset of the AFE is configured in the AOFF field in the Channel Offset Compensation register (AFEC_COCR). The offset is only available in Single-ended mode. The field AOFF must be configured to 512 (mid scale of the DAC) when there is no offset error to compensate. To compensate for an offset error of n LSB (positive or negative), the field AOFF must be configured to 512 + n.





Analog Front-End Controller (AFEC)

Value	Name	Description
2	SUT16	16 periods of AFE clock
3	SUT24	24 periods of AFE clock
4	SUT64	64 periods of AFE clock
5	SUT80	80 periods of AFE clock
6	SUT96	96 periods of AFE clock
7	SUT112	112 periods of AFE clock
8	SUT512	512 periods of AFE clock
9	SUT576	576 periods of AFE clock
10	SUT640	640 periods of AFE clock
11	SUT704	704 periods of AFE clock
12	SUT768	768 periods of AFE clock
13	SUT832	832 periods of AFE clock
14	SUT896	896 periods of AFE clock
15	SUT960	960 periods of AFE clock

Bits 15:8 – PRESCAL[7:0] Prescaler Rate Selection

PRESCAL = f_{peripheral clock}/ f_{AFE Clock} - 1

When PRESCAL is cleared, no conversion is performed.

Bit 7 – FREERUN Free Run Mode

Value	Name	Description
0	OFF	Normal mode
1	ON	Free Run mode: never wait for any trigger.

Bit 6 – FWUP Fast Wakeup

Value	Name	Description
0	OFF	Normal Sleep mode: the sleep mode is defined by the SLEEP bit.
1	ON	Fast Wakeup Sleep mode: the voltage reference is ON between conversions and AFE is OFF.

Bit 5 - SLEEP Sleep Mode

Value	Name	Description
0	NORMAL	Normal mode: the AFE and reference voltage circuitry are kept ON between conversions.
1	SLEEP	Sleep mode: the AFE and reference voltage circuitry are OFF between conversions.

Bits 3:1 – TRGSEL[2:0] Trigger Selection

Value	Name	Description
0	AFEC_TRIG0	AFE0_ADTRG for AFEC0 / AFE1_ADTRG for AFEC1
1	AFEC_TRIG1	TIOA Output of the Timer Counter Channel 0 for AFEC0/TIOA Output of the Timer Counter Channel 3 for AFEC1
2	AFEC_TRIG2	TIOA Output of the Timer Counter Channel 1 for AFEC0/TIOA Output of the Timer Counter Channel 4 for AFEC1

52.7.28 AFEC Write Protection Mode Register

Name:	AFEC_WPMR
Offset:	0xE4
Reset:	0x00000000
Property:	Read/Write

Bit	31	30	29	28	27	26	25	24
				WPKE	Y[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				WPKE	Y[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				WPKE	EY[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
								WPEN
Access								R/W
Reset								0

Bits 31:8 - WPKEY[23:0] Write Protect KEY

ValueNameDescription0x41444PASSWDWriting any other value in this field aborts the write operation of the WPEN bit.3Always reads as 0.

Bit 0 – WPEN Write Protection Enable

See Register Write Protection for the list of registers which can be protected.

Value	Description
0	Disables the write protection if WPKEY corresponds to 0x414443 ("ADC" in ASCII).
1	Enables the write protection if WPKEY corresponds to 0x414443 ("ADC" in ASCII).

Revision History

Date	Changes
	and Serial Wire). Modified signal names to VREFP and VREFN (were ADVREFP and ADVREFN).
	Section 3. "Signal Description" Table 3-1 "Signal Description List": corrected upper index for Two-wire Interface - TWIHS. Modified signal names to VREFP and VREFN (were ADVREFP and ADVREFN). In section FFPI, corrected upper index of signal PGMEN to '1' and removed signal PGMCK.
	Section 5. "Package and Pinout" In all pinout tables, modified signal names to VREFP and VREFN (were ADVREFP and ADVREFN).
	Replaced tables "Pinout for 144-pin LQFP Package" and "Pinout for 144-pin LFBGA Package" with single Table 5-1 "144-lead Package Pinout" and reworked the table. For Pin 110/PIOD: replaced TRACECTL with ''. Added notes to all signals in column 'Alternate' for details on selecting extra functions and system functions.
	Replaced tables "Pinout for 100-pin LQFP Package" and "Pinout for 100-ball TFBA Package"by single Table 5-2 "100-lead Package Pinout" and reworked the table.
	Reworked table "Pinout for 64-pin LQFP Package" and renamed it to Table 5-3 "64-lead Package Pinout".
	Section 6. "Power Considerations" Section 6.2 "Power Constraints": updated constraint for VDDCORE, VDDPLL and VDDUTMIC.
	Section 6.2.1 "Power-up": changed value of rising slope of VDDIO and VDDIN to 2.4V/ms.
	Section 6.2.2 "Power-down": added detail on VDDCORE falling slope.
	Section 7. "Input/Output Lines" Section 7.1 "General-Purpose I/O Lines": changed ODT to R _{SERIAL} in text and figure.
	Section 7.2.2 "Embedded Trace Module (ETM) Pins"; removed TRACECTL
	Section 7.5 "ERASE Pin": added details on in-situ reprogrammability.
	Section 10. "Memories" Table 10-1 "TCM Configurations in Kbytes": corrected column GPNVM Bit [8:7] by inverting values (0 first, 3 last).
	Table 10-4 "General-purpose Non volatile Memory Bits": GPNVM bit 1: inverted 0 and 1 values. GPNVM bit 7–8: inverted all values for TCM configuration and added Note.
	Section 10.1.1 "Internal SRAM": updated section.
	Section 10.1.2 "Tightly Coupled Memory (TCM) Interface": added detail on enable/disable of ITCM/DTCM.
	Section 10.1.4 "Backup SRAM": updated SRAM address. Removed detail on read/write accesses.
	Section 10.1.5 "Flash Memories": added details on the attribute definitions for programming operations vs. fetch/read operations.