




Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	300MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	114
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-UFBGA
Supplier Device Package	144-UFBGA (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsame70q21a-cfn

28.1. Description.....	261
28.2. Embedded Characteristics.....	261
28.3. Block Diagram.....	261
28.4. Functional Description.....	261
28.5. Register Summary.....	264
29. General Purpose Backup Registers (GPBR).....	270
29.1. Description.....	270
29.2. Embedded Characteristics.....	270
29.3. Register Summary.....	271
30. Clock Generator.....	273
30.1. Description.....	273
30.2. Embedded Characteristics.....	273
30.3. Block Diagram.....	274
30.4. Slow Clock.....	274
30.5. Main Clock.....	275
30.6. PLLA Clock.....	279
30.7. UTMI PLL Clock.....	281
31. Power Management Controller (PMC).....	282
31.1. Description.....	282
31.2. Embedded Characteristics.....	282
31.3. Block Diagram.....	283
31.4. Master Clock Controller.....	283
31.5. Processor Clock Controller.....	283
31.6. SysTick External Clock.....	284
31.7. USB Full-speed Clock Controller.....	284
31.8. Core and Bus Independent Clocks for Peripherals.....	284
31.9. Peripheral and Generic Clock Controller.....	285
31.10. Asynchronous Partial Wakeup.....	285
31.11. Free-running Processor Clock.....	287
31.12. Programmable Clock Output Controller.....	288
31.13. Fast Startup.....	288
31.14. Startup from Embedded Flash.....	289
31.15. Main Crystal Oscillator Failure Detection.....	290
31.16. 32.768 kHz Crystal Oscillator Frequency Monitor.....	291
31.17. Recommended Programming Sequence.....	291
31.18. Clock Switching Details.....	294
31.19. Register Write Protection.....	296
31.20. Register Summary.....	297
32. Parallel Input/Output Controller (PIO).....	346
32.1. Description.....	346
32.2. Embedded Characteristics.....	346
32.3. Block Diagram.....	347
32.4. Product Dependencies.....	348
32.5. Functional Description.....	348

SAM E70/S70/V70/V71 Family

Power Management Controller (PMC)

31.20.18 PMC Fast Startup Mode Register

Name: PMC_FSMR
Offset: 0x0070
Reset: 0x00000000
Property: Read/Write

This register can only be written if the WPEN bit is cleared in the [PMC Write Protection Mode Register](#).

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
	FFLPM	FLPM[1:0]		LPM		USBAL	RTCAL	RTTAL
Access								
Reset	0	0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8
	FSTT15	FSTT14	FSTT13	FSTT12	FSTT11	FSTT10	FSTT9	FSTT8
Access								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	FSTT7	FSTT6	FSTT5	FSTT4	FSTT3	FSTT2	FSTT1	FSTT0
Access								
Reset	0	0	0	0	0	0	0	0

Bit 23 – FFLPM Force Flash Low-power Mode

Value	Description
0	The Flash Low-power mode, defined in the FLPM field, is automatically applied when in Wait mode and released when going back to Active mode.
1	The Flash Low-power mode is user defined by the FLPM field and immediately applied.

Bits 22:21 – FLPM[1:0] Flash Low-power Mode

Value	Name	Description
0	FLASH_STANDBY	Flash is in Standby Mode when system enters Wait Mode
1	FLASH_DEEP_POWERDOWN	Flash is in Deep-powerdown mode when system enters Wait Mode
2	FLASH_IDLE	Idle mode

Bit 20 – LPM Low-power Mode

Value	Description
0	The WaitForInterrupt (WFI) or the WaitForEvent (WFE) instruction of the processor makes the processor enter Sleep mode.
1	The WaitForEvent (WFE) instruction of the processor makes the system enter Wait mode.

SAM E70/S70/V70/V71 Family

Static Memory Controller (SMC)

The NCS pulse length must be at least 1 clock cycle.

Bits 6:0 – NWE_PULSE[6:0] NWE Pulse Length

The NWE signal pulse length is defined as:

NWE pulse length = $(256 * \text{NWE_PULSE}[6] + \text{NWE_PULSE}[5:0])$ clock cycles

The NWE pulse length must be at least 1 clock cycle.

38.8.2 GMAC Network Configuration Register

Name: GMAC_NCFGR

Offset: 0x004

Reset: 0x00080000

Property: Read/Write

Bit	31	30	29	28	27	26	25	24
		IRXER	RXBP	IPGSEN		IRXFCS	EFRHD	RXCOEN
Access		R/W	R/W	R/W		R/W	R/W	R/W
Reset		0	0	0		0	0	0

Bit	23	22	21	20	19	18	17	16
	DCPF	DBW[1:0]		CLK[2:0]			RFCS	LFERD
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	1	0	0	0

Bit	15	14	13	12	11	10	9	8
	RXBUFO[1:0]		PEN	RTY				MAXFS
Access	R/W	R/W	R/W	R/W				R/W
Reset	0	0	0	0				0

Bit	7	6	5	4	3	2	1	0
	UNIHEN	MTIHEN	NBC	CAF	JFRAME	DNVLAN	FD	SPD
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 30 – IRXER Ignore IPG GRXER

When this bit is written to '1', the Receive Error signal (GRXER) has no effect on the GMAC operation when Receive Data Valid signal (GRXDV) is low.

Bit 29 – RXBP Receive Bad Preamble

When written to '1', frames with non-standard preamble are not rejected.

Bit 28 – IPGSEN IP Stretch Enable

Writing a '1' to this bit allows the transmit IPG to increase above 96 bit times, depending on the previous frame length using the IPG Stretch Register.

Bit 26 – IRXFCS Ignore RX FCS

For normal operation this bit must be written to zero.

When this bit is written to '1', frames with FCS/CRC errors will not be rejected. FCS error statistics will still be collected for frames with bad FCS, and FCS status will be recorded in the DMA descriptor of the frame.

Bit 25 – EFRHD Enable Frames Received in half-duplex

Writing a '1' to this bit enables frames to be received in half-duplex mode while transmitting.

38.8.10 GMAC Interrupt Status Register

Name: GMAC_ISR
Offset: 0x024
Reset: 0x00000000
Property: Read-only

This register indicates the source of the interrupt. An interrupt source must be enabled in the mask register first so the corresponding bits of this register will be set and the GMAC interrupt signal will be asserted in the system.

Bit	31	30	29	28	27	26	25	24
			TSUTIMCMP	WOL	RXLPISBC	SRI	PDRSFT	PDRQFT
Access			R	R	R	R	R	R
Reset			0	0	0	0	0	0

Bit	23	22	21	20	19	18	17	16
	PDRSFR	PDRQFR	SFT	DRQFT	SFR	DRQFR		
Access	R	R	R	R	R	R		
Reset	0	0	0	0	0	0		

Bit	15	14	13	12	11	10	9	8
		PFTR	PTZ	PFNZ	HRESP	ROVR		
Access		R	R	R	R	R		
Reset		0	0	0	0	0		

Bit	7	6	5	4	3	2	1	0
	TCOMP	TFC	RLEX	TUR	TXUBR	RXUBR	RCOMP	MFS
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit 29 – TSUTIMCMP TSU Timer Comparison

Indicates when TSU timer count value is equal to programmed value.

Cleared on read.

Bit 28 – WOL Wake On LAN

WOL interrupt. Indicates a WOL message has been received.

Bit 27 – RXLPISBC Receive LPI indication Status Bit Change

Receive LPI indication status bit change.

Cleared on read.

Bit 26 – SRI TSU Seconds Register Increment

Indicates the register has incremented.

Cleared on read.

Bit 25 – PDRSFT PDelay Response Frame Transmitted

Indicates a PTP pdelay_resp frame has been transmitted.

38.8.14 GMAC PHY Maintenance Register

Name: GMAC_MAN
Offset: 0x034
Reset: 0x00000000
Property: Read/Write

This register is a shift register. Writing to it starts a shift operation which is signaled completed when bit 2 is set in the Network Status Register (GMAC_NSR). It takes about 2000 MCK cycles to complete, when MDC is set for MCK divide by 32 in the Network Configuration Register. An interrupt is generated upon completion.

During this time, the MSB of the register is output on the MDIO pin and the LSB updated from the MDIO pin with each MDC cycle. This causes transmission of a PHY management frame on MDIO. Refer also to section 22.2.4.5 of the IEEE 802.3 standard.

Reading during the shift operation returns the current contents of the shift register. At the end of management operation, the bits will have shifted back to their original locations. For a read operation, the data bits are updated with data read from the PHY. It is important to write the correct values to the register to ensure a valid PHY management frame is produced.

The MDIO interface can read IEEE 802.3 clause 45 PHYs, as well as clause 22 PHYs. To read clause 45 PHYs, bit 30 should be written with a '0' rather than a '1'. To write clause 45 PHYs, bits 31:28 should be written as 0x1:

PHY	Access	Bit Value			
		WZO	CLTTO	OP[1]	OP[0]
Clause 22	Read	0	1	1	0
	Write	0	1	0	1
Clause 45	Read	0	0	1	1
	Write	0	0	0	1
	Read + Address	0	0	1	0

For a description of MDC generation, see also the 'GMAC Network Configuration Register' (GMAC_NCR) description.

38.8.84 GMAC 1588 Timer Seconds High Register

Name: GMAC_TSH

Offset: 0x1C0

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
	TCS[15:8]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	TCS[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – TCS[15:0] Timer Count in Seconds

This register is writable. It increments by 1 when the IEEE 1588 nanoseconds counter counts to one second. It may also be incremented when the Timer Adjust Register is written.

SAM E70/S70/V70/V71 Family

USB High-Speed Interface (USBHS)

39.6.23 Device Endpoint Interrupt Disable Register (Control, Bulk, Interrupt Endpoints)

Name: USBHS_DEVEPTIDRx
Offset: 0x0220 + x*0x04 [x=0..9]
Reset: 0
Property: Read/Write

This register view is relevant only if EPTYPE = 0x0, 0x2, or 0x3 in "Device Endpoint x Configuration Register".

For additional information, see "Device Endpoint x Mask Register (Control, Bulk, Interrupt Endpoints)".

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Clears the corresponding bit in USBHS_DEVEPTIMRx.

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
					STALLRQC		NYETDISC	EPDISHDMAC
Access								
Reset					0		0	0
Bit	15	14	13	12	11	10	9	8
		FIFOCONC		NBUSYBKEC				
Access								
Reset		0		0				
Bit	7	6	5	4	3	2	1	0
	SHORTPACKETEC	STALLEDEC	OVERFEC	NAKINEC	NAKOUTEC	RXSTPEC	RXOUTEC	TXINEC
Access								
Reset	0	0	0	0	0	0	0	0

Bit 19 – STALLRQC STALL Request Clear

Bit 17 – NYETDISC NYET Token Disable Clear

Bit 16 – EPDISHDMAC Endpoint Interrupts Disable HDMA Request Clear

Bit 14 – FIFOCONC FIFO Control Clear

Bit 12 – NBUSYBKEC Number of Busy Banks Interrupt Clear

Bit 7 – SHORTPACKETEC Shortpacket Interrupt Clear

SAM E70/S70/V70/V71 Family

USB High-Speed Interface (USBHS)

Bit 10 – AUTOSW Automatic Switch

This bit is cleared upon sending a USB reset.

Value	Description
0	The automatic bank switching is disabled.
1	The automatic bank switching is enabled.

Bits 9:8 – PTOKEN[1:0] Pipe Token

This field contains the pipe token.

Value	Name	Description
0	SETUP	SETUP
1	IN	IN
2	OUT	OUT
3	Reserved	

Bits 6:4 – PSIZE[2:0] Pipe Size

This field contains the size of each pipe bank.

This field is cleared upon sending a USB reset.

Value	Name	Description
0	8_BYTE	8 bytes
1	16_BYTE	16 bytes
2	32_BYTE	32 bytes
3	64_BYTE	64 bytes
4	128_BYTE	128 bytes
5	256_BYTE	256 bytes
6	512_BYTE	512 bytes
7	1024_BYTE	1024 bytes

Bits 3:2 – PBK[1:0] Pipe Banks

This field contains the number of banks for the pipe.

For control pipes, a single-bank pipe (0b00) should be selected.

This field is cleared upon sending a USB reset.

Value	Name	Description
0	1_BANK	Single-bank pipe
1	2_BANK	Double-bank pipe
2	3_BANK	Triple-bank pipe
3	Reserved	

Bit 1 – ALLOC Pipe Memory Allocate

This bit is cleared when a USB Reset is requested.

Refer to ["DPRAM Management"](#) for more details.

Value	Description
0	Frees the pipe memory.
1	Allocates the pipe memory.

SAM E70/S70/V70/V71 Family

High-Speed Multimedia Card Interface (HSMCI)

40.14.14 HSMCI Interrupt Disable Register

Name: HSMCI_IDR
Offset: 0x48
Property: Write-only

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

Bit	31	30	29	28	27	26	25	24
	UNRE	OVRE	ACKRCVE	ACKRCV	XFRDONE	FIFOEMPTY		BLKOVRE
Access								
Reset								

Bit	23	22	21	20	19	18	17	16
	CSTOE	DTOE	DCRCE	RTOE	RENDE	RCRCE	RDIRE	RINDE
Access								
Reset								

Bit	15	14	13	12	11	10	9	8
			CSRCV	SDIOWAIT				SDIOIRQA
Access								
Reset								

Bit	7	6	5	4	3	2	1	0
			NOTBUSY	DTIP	BLKE	TXRDY	RXRDY	CMDRDY
Access								
Reset								

Bit 31 – UNRE Underrun Interrupt Disable

Bit 30 – OVRE Overrun Interrupt Disable

Bit 29 – ACKRCVE Boot Acknowledge Error Interrupt Disable

Bit 28 – ACKRCV Boot Acknowledge Interrupt Disable

Bit 27 – XFRDONE Transfer Done Interrupt Disable

Bit 26 – FIFOEMPTY FIFO empty Interrupt Disable


Bit 24 – BLKOVRE DMA Block Overrun Error Interrupt Disable

Bit 23 – CSTOE Completion Signal Time out Error Interrupt Disable

Bit 22 – DTOE Data Time-out Error Interrupt Disable

Bit 21 – DCRCE Data CRC Error Interrupt Disable

Figure 43-15. TWIHS Write Operation with Single Data Byte and Internal Address



45. Inter-IC Sound Controller (I2SC)

45.1 Description

The Inter-IC Sound Controller (I2SC) provides a 5-wire, bidirectional, synchronous, digital audio link to external audio devices: I2SC_DI, I2SC_DO, I2SC_WS, I2SC_CK, and I2SC_MCK pins.

The I2SC is compliant with the Inter-IC Sound (I²S) bus specification.

The I2SC consists of a receiver, a transmitter and a common clock generator that can be enabled separately to provide Master, Slave or Controller modes with receiver and/or transmitter active.

DMA Controller channels, separate for the receiver and for the transmitter, allow a continuous high bit rate data transfer without processor intervention to the following:

- Audio CODECs in Master, Slave, or Controller mode
- Stereo DAC or ADC through a dedicated I²S serial interface

The I2SC can use either a single DMA Controller channel for both audio channels or one DMA Controller channel per audio channel.

The 8- and 16-bit compact stereo format reduces the required DMA Controller bandwidth by transferring the left and right samples within the same data word.

In Master mode, the I2SC can produce a 32 f_s to 1024 f_s master clock that provides an over-sampling clock to an external audio codec or digital signal processor (DSP).

45.2 Embedded Characteristics

- Compliant with Inter-IC Sound (I²S) Bus Specification
- Master, Slave, and Controller Modes
 - Slave: Data Received/Transmitted
 - Master: Data Received/Transmitted And Clocks Generated
 - Controller: Clocks Generated
- Individual Enable and Disable of Receiver, Transmitter and Clocks
- Configurable Clock Generator Common to Receiver and Transmitter
 - Suitable for a Wide Range of Sample Frequencies (f_s), Including 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz, and 192 kHz
 - 32 f_s to 1024 f_s Master Clock Generated for External Oversampling Data Converters
- Support for Multiple Data Formats
 - 32-, 24-, 20-, 18-, 16-, and 8-bit Mono or Stereo Format
 - 16- and 8-bit Compact Stereo Format, with Left and Right Samples Packed in the Same Word to Reduce Data Transfers
- DMA Controller Interfaces the Receiver and Transmitter to Reduce Processor Overhead
 - One DMA Controller Channel for Both Audio Channels, or
 - One DMA Controller Channel Per Audio Channel
- Smart Holding Registers Management to Avoid Audio Channels Mix After Overrun or Underrun

45.6.3 Master, Controller and Slave Modes

In Master and Controller modes, the I2SC provides the master clock, the serial clock and the word select. I2SC_MCK, I2SC_CK, and I2SC_WS pins are outputs.

In Controller mode, the I2SC receiver and transmitter are disabled. Only the clocks are enabled and used by an external receiver and/or transmitter.

In Slave mode, the I2SC receives the serial clock and the word select from an external master. I2SC_CK and I2SC_WS pins are inputs.

The mode is selected by writing the MODE field in the I2SC_MR. Since the MODE field changes the direction of the I2SC_WS and I2SC_SCK pins, the I2SC_MR must be written when the I2SC is stopped.


Related Links

[19. Bus Matrix \(MATRIX\)](#)

45.6.4 I²S Reception and Transmission Sequence

As specified in the I²S protocol, data bits are left-justified in the word select time slot, with the MSB transmitted first, starting one clock period after the transition on the word select line.

Figure 45-2. I²S Reception and Transmission Sequence



Data bits are sent on the falling edge of the serial clock and sampled on the rising edge of the serial clock. The word select line indicates the channel in transmission, a low level for the left channel and a high level for the right channel.

The length of transmitted words can be chosen among 8, 16, 18, 20, 24, and 32 bits by writing the I2SC_MR.DATALength field.

If the time slot allows for more data bits than written in the I2SC_MR.DATALength field, zeroes are appended to the transmitted data word or extra received bits are discarded.

45.6.5 Serial Clock and Word Select Generation

The generation of clocks in the I2SC is described in figure "Mono".

SAM E70/S70/V70/V71 Family

Universal Synchronous Asynchronous Receiver Transc...

Value	Description
0	The USART does not drive the SCK pin.
1	The USART drives the SCK pin if USCLKS does not select the external clock SCK.

Bit 17 – MODE9 9-bit Character Length

Value	Description
0	CHRL defines character length.
1	9-bit character length.

Bit 16 – MSBF Bit Order

Value	Description
0	Least significant bit is sent/received first.
1	Most significant bit is sent/received first.

Bits 15:14 – CHMODE[1:0] Channel Mode

Value	Name	Description
0	NORMAL	Normal mode
1	AUTOMATIC	Automatic Echo. Receiver input is connected to the TXD pin.
2	LOCAL_LOOPBACK	Local Loopback. Transmitter output is connected to the Receiver Input.
3	REMOTE_LOOPBACK	Remote Loopback. RXD pin is internally connected to the TXD pin.

Bits 13:12 – NBSTOP[1:0] Number of Stop Bits

Value	Name	Description
0	1_BIT	1 stop bit
1	1_5_BIT	1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)
2	2_BIT	2 stop bits

Bits 11:9 – PAR[2:0] Parity Type

Value	Name	Description
0	EVEN	Even parity
1	ODD	Odd parity
2	SPACE	Parity forced to 0 (Space)
3	MARK	Parity forced to 1 (Mark)
4	NO	No parity
6	MULTIDROP	Multidrop mode

Bit 8 – SYNC Synchronous Mode Select

Value	Description
0	USART operates in Asynchronous mode.
1	USART operates in Synchronous mode.

Bits 7:6 – CHRL[1:0] Character Length

SAM E70/S70/V70/V71 Family

Media Local Bus (MLB)

Offset	Name	Bit Pos.							
		23:16	DATA[23:16]						
		31:24	DATA[31:24]						
0xCC	MLB_MDAT3	7:0	DATA[7:0]						
		15:8	DATA[15:8]						
		23:16	DATA[23:16]						
		31:24	DATA[31:24]						
0xD0	MLB_MDWE0	7:0	MASK: Bitwise Write Enable for CTR Data - bits[31[7:0]						
		15:8	MASK: Bitwise Write Enable for CTR Data - bits[31[15:8]						
		23:16	MASK: Bitwise Write Enable for CTR Data - bits[31[23:16]						
		31:24	MASK: Bitwise Write Enable for CTR Data - bits[31[31:24]						
0xD4	MLB_MDWE1	7:0	MASK: Bitwise Write Enable for CTR Data - bits[63:32]						
		15:8	MASK: Bitwise Write Enable for CTR Data - bits[63:32]						
		23:16	MASK: Bitwise Write Enable for CTR Data - bits[63:32]						
		31:24	MASK: Bitwise Write Enable for CTR Data - bits[63:32]						
0xD8	MLB_MDWE2	7:0	MASK: Bitwise Write Enable for CTR Data - bits[95:64]						
		15:8	MASK: Bitwise Write Enable for CTR Data - bits[95:64]						
		23:16	MASK: Bitwise Write Enable for CTR Data - bits[95:64]						
		31:24	MASK: Bitwise Write Enable for CTR Data - bits[95:64]						
0xDC	MLB_MDWE3	7:0	MASK: Bitwise Write Enable for CTR Data - Bits[127:96]						
		15:8	MASK: Bitwise Write Enable for CTR Data - Bits[127:96]						
		23:16	MASK: Bitwise Write Enable for CTR Data - Bits[127:96]						
		31:24	MASK: Bitwise Write Enable for CTR Data - Bits[127:96]						
0xE0	MLB_MCTL	7:0							XCMP
		15:8							
		23:16							
		31:24							
0xE4	MLB_MADR	7:0	ADDR[7:0]						
		15:8			ADDR[13:8]				
		23:16							
		31:24	WNR	TB					
0xE8 ... 0x03BF	Reserved								
0x03C0	MLB_ACTL	7:0				MPB		DMA_MODE	SMX
		15:8							SCE
		23:16							
		31:24							
0x03C4 ... 0x03CF	Reserved								
0x03D0	MLB_ACSR0	7:0	CHS: Interrupt Status for Logical Channels [31[7:0]						
		15:8	CHS: Interrupt Status for Logical Channels [31[15:8]						
		23:16	CHS: Interrupt Status for Logical Channels [31[23:16]						
		31:24	CHS: Interrupt Status for Logical Channels [31[31:24]						
0x03D4	MLB_ACSR1	7:0	CHS[7:0]						
		15:8	CHS[15:8]						

48.7.8 HBI Control Register

Name: MLB_HCTL
Offset: 0x080
Reset: 0x00000000
Property: Read/Write

The HC can control and monitor general operation of the HBI block by reading and writing the HBI Control Register (MLB_HCTL) through the I/O interface. Each bit of MLB_HCTL is read/write.

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
	EN							
Access								
Reset	0							
Bit	7	6	5	4	3	2	1	0
							RST1	RST0
Access								
Reset							0	0

Bit 15 – EN HBI Enable

Value	Description
0	Disabled
1	Enabled

Bit 1 – RST1 Address Generation Unit 1 Software Reset

Value	Description
0	Active
1	Reset

Bit 0 – RST0 Address Generation Unit 0 Software Reset

Value	Description
0	Active
1	Reset

SAM E70/S70/V70/V71 Family

Media Local Bus (MLB)

48.7.17 MIF Data 2 Register

Name: MLB_MDAT2
Offset: 0x0C8
Reset: 0x00000000
Property: Read/Write

Bit	31	30	29	28	27	26	25	24
	DATA[31:24]							
Access								
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	DATA[23:16]							
Access								
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	DATA[15:8]							
Access								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	DATA[7:0]							
Access								
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – DATA[31:0] CRT Data
 CTR data - bits[95:64] of 128-bit entry

SAM E70/S70/V70/V71 Family

Controller Area Network (MCAN)

49.6.27 MCAN Receive FIFO 0 Configuration

Name: MCAN_RXF0C
Offset: 0xA0
Reset: 0x00000000
Property: Read/Write

This register can only be written if the bits CCE and INIT are set in [MCAN CC Control Register](#).

Bit	31	30	29	28	27	26	25	24
	F0OM		F0WM[6:0]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
		F0S[6:0]						
Access		R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset		0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	F0SA[13:6]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	F0SA[5:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0		

Bit 31 – F0OM FIFO 0 Operation Mode

FIFO 0 can be operated in Blocking or in Overwrite mode (see [Rx FIFOs](#)).

Value	Description
0	FIFO 0 Blocking mode.
1	FIFO 0 Overwrite mode.

Bits 30:24 – F0WM[6:0] Receive FIFO 0 Watermark

Value	Description
0	Watermark interrupt disabled.
1–64	Level for Receive FIFO 0 watermark interrupt (MCAN_IR.RF0W).
>64	Watermark interrupt disabled.

Bits 22:16 – F0S[6:0] Receive FIFO 0 Size

The Receive FIFO 0 elements are indexed from 0 to F0S-1.

Value	Description
0	No Receive FIFO 0
1–64	Number of Receive FIFO 0 elements.
>64	Values greater than 64 are interpreted as 64.

Figure 50-2. Clock Chaining Selection





Figure 50-3. Clock Selection



50.6.4 Clock Control

The clock of each counter can be controlled in two different ways: it can be enabled/disabled and started/stopped, as shown in the following figure.

SAM E70/S70/V70/V71 Family

Integrity Check Monitor (ICM)

55.5.2.3 ICM Region Control Structure Member

Name: ICM_RCTRL

Property: Read/Write

Register offset is calculated as $\text{ICM_DSCR} + 0x008 + \text{RID} * (0x10)$.

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
	TRSIZE[15:8]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset								
Bit	7	6	5	4	3	2	1	0
	TRSIZE[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset								

Bits 15:0 – TRSIZE[15:0] Transfer Size for the Current Chunk of Data

ICM performs a transfer of (TRSIZE + 1) blocks of 512 bits.