



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M7 |
| Core Size | 32-Bit Single-Core |
| Speed | 300MHz |
| Connectivity | I ² C, IrDA, LINbus, SPI, SSC, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 44 |
| Program Memory Size | 2MB (2M × 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 384K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.08V ~ 3.6V |
| Data Converters | A/D 5x12b; D/A 1x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atsams70j21a-an |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Bit 1 – UPDCAL Update Request Calendar Register

Calendar counting consists of day, date, month, year and century counters. Calendar counters can be programmed once this bit is set and acknowledged by the bit ACKUPD of the RTC_SR.

| Value | Description |
|-------|---|
| 0 | No effect or, if UPDCAL has been previously written to 1, stops the update procedure. |
| 1 | Stops the RTC calendar counting. |

Bit 0 – UPDTIM Update Request Time Register

Time counting consists of second, minute and hour counters. Time counters can be programmed once this bit is set and acknowledged by the bit ACKUPD of the RTC_SR.

| Value | Description |
|-------|---|
| 0 | No effect or, if UPDTIM has been previously written to 1, stops the update procedure. |
| 1 | Stops the RTC time counting. |

DMA Controller (XDMAC)

| | | | 1 | 1 | 1 | | 1 | | |
|--------|-----------------|----------|---------|-------|----------------|----------|-------|--|-------|
| Offset | Name | Bit Pos. | | | | | | | |
| | | 31:24 | | | | | | | |
| | | 7:0 | | | DUB | S[7:0] | | | |
| 0x0604 | XDMAC_CDUS22 | 15:8 | | | DUBS | 6[15:8] | | Image: state s | |
| 0,0004 | ADIVIAC_CD0322 | 23:16 | | | DUBS | [23:16] | | | |
| | | 31:24 | | | | | | | |
| 0x0608 | | | | | | | | | |
| | Reserved | | | | | | | | |
| 0x060F | | | | | | | | | |
| | | 7:0 | ROIE | WBIE | RBIE | FIE | DIE | LIE | BIE |
| 0x0610 | XDMAC_CIE23 | 15:8 | | | | | | | |
| 0,0010 | ADWAG_CIE23 | 23:16 | | | | | | | |
| | | 31:24 | | | | | | Image: strain stran strain strain strain strain strain strain strain strain strain | |
| | | 7:0 | ROID | WBEID | RBEID | FID | DID | LID | BID |
| 0x0614 | XDMAC_CID23 | 15:8 | | | | | | | |
| 070014 | | 23:16 | | | | | | Image: state stat | |
| | | 31:24 | | | | | | | |
| | | 7:0 | ROIM | WBEIM | RBEIM | FIM | DIM | LIM | BIM |
| 0x0618 | XDMAC_CIM23 | 15:8 | | | | | | Image: state structure Image: structure Image: structure< | |
| 0X0010 | ADIVIAC_CIIVI23 | 23:16 | | | | | | | |
| | | 31:24 | | | | | | | |
| | | 7:0 | ROIS | WBEIS | RBEIS | FIS | DIS | LIS | BIS |
| 0x061C | XDMAC_CIS23 | 15:8 | | | | | | | |
| 0x001C | ADIVIAC_CI323 | 23:16 | | | | | | | |
| | | 31:24 | | | | | | | |
| | | 7:0 | SA[7:0] | [7:0] | ::0] | | | | |
| 0x0620 | XDMAC_CSA23 | 15:8 | | | SA[| 15:8] | | | |
| 0X0020 | ADIVIAC_COA23 | 23:16 | | | SA[2 | 3:16] | | | |
| | | 31:24 | | | SA[3 | 1:24] | | | |
| | | 7:0 | | | DA | [7:0] | | | |
| 0x0624 | XDMAC_CDA23 | 15:8 | | | DA[| 15:8] | | | |
| 070024 | | 23:16 | | | DA[2 | 3:16] | | | |
| | | 31:24 | | | DA[3 | 1:24] | | | |
| | | 7:0 | | NDA | \ [5:0] | | | | NDAIF |
| 0x0628 | XDMAC_CNDA23 | 15:8 | | | NDA | [13:6] | | | |
| 070020 | | 23:16 | | | NDA[| 21:14] | | | |
| | | 31:24 | | | NDA[| 29:22] | | | |
| | | 7:0 | | | NDVIE | EW[1:0] | NDDUP | NDSUP | NDE |
| 0x062C | XDMAC_CNDC23 | 15:8 | | | | | | | |
| 070020 | | 23:16 | | | | | | | |
| | | 31:24 | | | | | | | |
| | | 7:0 | | | UBLE | N[7:0] | | | |
| 0x0630 | XDMAC_CUBC23 | 15:8 | | | UBLEI | N[15:8] | | | |
| 070030 | | 23:16 | | | UBLEN | I[23:16] | | | |
| | | 31:24 | | | | | | | |
| 0x0634 | XDMAC_CBC23 | 7:0 | | | BLE | N[7:0] | | | |
| 070034 | | 15:8 | | | | | BLEN | [11:8] | |

38.8.12 GMAC Interrupt Disable Register

Name:GMAC_IDROffset:0x02CReset:-Property:Write-only

This register is write-only and will always return zero.

The following values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|--------|--------|-----------|-------|----------|-------|--------|--------|
| | | | TSUTIMCMP | WOL | RXLPISBC | SRI | PDRSFT | PDRQFT |
| Access | | • | W | W | R | W | W | W |
| Reset | | | _ | _ | _ | _ | _ | _ |
| | | | | | | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | PDRSFR | PDRQFR | SFT | DRQFT | SFR | DRQFR | | |
| Access | W | W | W | W | W | W | | |
| Reset | _ | - | _ | _ | _ | _ | | |
| | | | | | | | | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | EXINT | PFTR | PTZ | PFNZ | HRESP | ROVR | | |
| Access | W | W | W | W | W | W | | |
| Reset | _ | - | _ | _ | _ | _ | | |
| | | | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TCOMP | TFC | RLEX | TUR | TXUBR | RXUBR | RCOMP | MFS |
| Access | W | W | W | W | W | W | W | W |
| Reset | _ | - | _ | _ | _ | - | - | _ |

Bit 29 – TSUTIMCMP TSU Timer Comparison

Bit 28 - WOL Wake On LAN

Bit 27 – RXLPISBC Receive LPI indication Status Bit Change Receive LPI indication status bit change.

Cleared on read.

Bit 26 – SRI TSU Seconds Register Increment

Bit 25 – PDRSFT PDelay Response Frame Transmitted

Bit 24 – PDRQFT PDelay Request Frame Transmitted

Bit 23 – PDRSFR PDelay Response Frame Received

USB High-Speed Interface (USBHS)


| Offset | Name | Bit Pos. | | | | | | | | |
|--------|----------------|----------|--------------------|------------|----------|-----------|--------|-----------|--|---|
| | | 7:0 | SHORTPACK | RXSTALLDEC | OVERFIEC | NAKEDEC | PERREC | UNDERFIEC | TXOUTEC | RXINEC |
| | USBHS_HSTPIPID | | ETIEC | | | | | | | RXINEC PDISHDMAC RXINEC |
| 0x062C | R3 (INTPIPES) | 15:8 | | FIFOCONC | | NBUSYBKEC | | | Image: state of the state | |
| | | 23:16 | | | | | | | PFREEZEC | PDISHDMAC |
| | | 31:24 | 01100704014 | | | | | | | |
| | USBHS_HSTPIPID | 7:0 | SHORTPACK ETIEC | CRCERREC | OVERFIEC | NAKEDEC | PERREC | UNDERFIEC | TXOUTEC | RXINEC |
| 0x062C | R3 (ISOPIPES) | 15:8 | | FIFOCONC | | NBUSYBKEC | | | | |
| | | 23:16 | | | | | | | PFREEZEC | PDISHDMAC |
| | | 31:24 | | | | | | | | |
| | | 7:0 | SHORTPACK ETIEC | RXSTALLDEC | OVERFIEC | NAKEDEC | PERREC | TXSTPEC | TXOUTEC | RXINEC |
| 0x0630 | USBHS_HSTPIPID | 15:8 | | FIFOCONC | | NBUSYBKEC | | | | |
| | R4 | 23:16 | | | | | | | PFREEZEC | PDISHDMAC |
| | | 31:24 | | | | | | | | EC RXINEC PDISHDMAC C RXINEC EC PDISHDMAC EC RXINEC EC PDISHDMAC EC RXINEC |
| | | 7:0 | SHORTPACK ETIEC | RXSTALLDEC | OVERFIEC | NAKEDEC | PERREC | UNDERFIEC | TXOUTEC | RXINEC |
| 0x0630 | USBHS_HSTPIPID | 15:8 | | FIFOCONC | | NBUSYBKEC | | | | |
| | R4 (INTPIPES) | 23:16 | | | | | | | PFREEZEC | PDISHDMAG |
| | | 31:24 | | | | | | | | |
| | | 7:0 | SHORTPACK ETIEC | CRCERREC | OVERFIEC | NAKEDEC | PERREC | UNDERFIEC | TXOUTEC | RXINEC |
| 0x0630 | USBHS_HSTPIPID | 15:8 | | FIFOCONC | | NBUSYBKEC | | | C TXOUTEC F | |
| | R4 (ISOPIPES) | 23:16 | | | | | | | PFREEZEC | PDISHDMAG |
| | | 31:24 | | | | | | | | |
| | | 7:0 | SHORTPACK ETIEC | RXSTALLDEC | OVERFIEC | NAKEDEC | PERREC | TXSTPEC | TXOUTEC | RXINEC |
| 0x0634 | USBHS_HSTPIPID | 15:8 | | FIFOCONC | | NBUSYBKEC | | | | |
| | R5 | 23:16 | | | | | | | PFREEZEC | PDISHDMAC |
| | | 31:24 | | | | | | | | |
| | | 7:0 | SHORTPACK ETIEC | RXSTALLDEC | OVERFIEC | NAKEDEC | PERREC | UNDERFIEC | TXOUTEC | RXINEC |
| 0x0634 | USBHS_HSTPIPID | 15:8 | | FIFOCONC | | NBUSYBKEC | | | | |
| | R5 (INTPIPES) | 23:16 | | | | | | | PFREEZEC | PDISHDMAG |
| | | 31:24 | | | | | | | | |
| | | 7:0 | SHORTPACK | CRCERREC | OVERFIEC | NAKEDEC | PERREC | UNDERFIEC | TXOUTEC | RXINEC |
| 0x0634 | USBHS_HSTPIPID | 15:8 | | FIFOCONC | | NBUSYBKEC | | | | |
| | R5 (ISOPIPES) | 23:16 | | | | | | | PFREEZEC | PDISHDMAC |
| | | 31:24 | | | | | | | 0 | |
| | | 7:0 | SHORTPACK | RXSTALLDEC | OVERFIEC | NAKEDEC | PERREC | TXSTPEC | TXOUTEC | RXINEC |
| 0x0638 | USBHS_HSTPIPID | 15:8 | - | FIFOCONC | | NBUSYBKEC | | | | |
| | R6 | 23:16 | | | | | | | PFREEZEC | PDISHDMAC |
| | | 31:24 | | | | | | | | |
| | | U.1 | | | | | | | | |

Serial Peripheral Interface (SPI)

The end of transfer is indicated by the TXEMPTY flag in SPI_SR. If a transfer delay (DLYBCT) is greater than 0 for the last transfer, TXEMPTY is set after the completion of this delay. The peripheral clock can be switched off at this time.

Note: When the SPI is enabled, the TDRE and TXEMPTY flags are set.





The transfer of received data from the internal shift register to SPI_RDR is indicated by the Receive Data Register Full (RDRF) bit in SPI_SR. When the received data is read, SPI_SR.RDRF is cleared.


If SPI_RDR has not been read before new data is received, the Overrun Error (OVRES) flag in SPI_SR is set. As long as this flag is set, data is loaded in SPI_RDR. The user has to read SPI_SR to clear OVRES.

The following figures show, respectively, a block diagram of the SPI when operating in Master mode and a flow chart describing how transfers are handled.

• The delay between consecutive transfers, programmed by writing QSPI_MR.DLYBCT. Allows insertion of a delay between two consecutive transfers. In Serial Memory mode, this delay is not programmable and DLYBCT is ignored. In this mode, DLYBCT must be written to '0'.

These delays allow the QSPI to be adapted to the interfaced peripherals and their speed and bus release time.





42.6.4 QSPI SPI Mode

In SPI mode, the QSPI acts as a standard SPI Master.

To activate this mode, QSPI_MR.SMM must be written to '0' in QSPI_MR.

42.6.4.1 SPI Mode Operations

The QSPI in standard SPI mode operates on the clock generated by the internal programmable baud rate generator. It fully controls the data transfers to and from the slave connected to the SPI bus. The QSPI drives the chip select line to the slave (QCS) and the serial clock signal (QSCK).

The QSPI features two holding registers, the Transmit Data register (QSPI_TDR) and the Receive Data register (QSPI_RDR), and a single internal shift register. The holding registers maintain the data flow at a constant rate.

After enabling the QSPI, a data transfer begins when the processor writes to the QSPI_TDR. The written data is immediately transferred to the internal shift register and transfer on the SPI bus starts. While the data in the internal shift register is shifted on the MOSI line, the MISO line is sampled and shifted to the internal shift register. Receiving data cannot occur without transmitting data. If receiving mode is not needed, for example when communicating with a slave receiver only (such as an LCD), the receive status flags in the Status register (QSPI_SR) can be discarded.

If new data is written in QSPI_TDR during the transfer, it is retained there until the current transfer is completed. Then, the received data is transferred from the internal shift register to the QSPI_RDR, the data in QSPI_TDR is loaded in the internal shift register and a new transfer starts.

The transfer of a data written in QSPI_TDR in the internal shift register is indicated by the Transmit Data Register Empty (TDRE) bit in the QSPI_SR. When new data is written in QSPI_TDR, this bit is cleared. QSPI_SR.TDRE is used to trigger the Transmit DMA channel.

The end of transfer is indicated by the TXEMPTY flag in the QSPI_SR. If a transfer delay (DLYBCT) is greater than 0 for the last transfer, QSPI_SR.TXEMPTY is set after the completion of this delay. The peripheral clock can be switched off at this time.

The transfer of received data from the internal shift register in QSPI_RDR is indicated by the Receive Data Register Full (RDRF) bit in the QSPI_SR. When the received data is read, QSPI_SR.RDRF bit is cleared.

Two-wire Interface (TWIHS)




Figure 43-27. TWIHS Read Operation with Multiple Data Bytes + Write with Alternative Command Mode with PEC

43.6.4 Multimaster Mode

43.6.4.1 Definition

In Multimaster mode, more than one master may handle the bus at the same time without data corruption by using arbitration.

Two-wire Interface (TWIHS)

| | Name: Offset: Reset: Property: | TWIHS_IADR 0x0C 0x00000000 Read/Write | | | | | | |
|--------|---|--|-----|----------|---------------|-----|----------|-----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| | | | | | | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | IADR[| 23:16] | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | | [15:8] | | | |
| Access | | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Access | R/W | R/W | R/W | | R[7:0] R/W | R/W | R/W | R/W |
| | | | | R/W 0 | R/W 0 | | R/W 0 | |
| Reset | 0 | 0 | 0 | U | U | 0 | U | 0 |

43.7.4 TWIHS Internal Address Register

Bits 23:0 - IADR[23:0] Internal Address

0, 1, 2 or 3 bytes depending on IADRSZ.

Synchronous Serial Controller (SSC)

| Value | Description |
|-------|---|
| 0 | No effect. |
| 1 | Disables Receive. If a character is currently being received, disables at end of current character reception. |

Bit 0 - RXEN Receive Enable

| Value | Description |
|-------|--------------------------------------|
| 0 | No effect. |
| 1 | Enables Receive if RXDIS is not set. |

Universal Synchronous Asynchronous Receiver Transc...

| Name | Description | Туре | Active Level |
|------|---|--------|--------------|
| | or Slave Select (NSS) in SPI Slave mode | | |
| RTS | Request to Send or Slave Select (NSS) in SPI Master mode | Output | Low |

46.5 **Product Dependencies**

46.5.1 I/O Lines

The pins used for interfacing the USART may be multiplexed with the PIO lines. The programmer must first program the PIO controller to assign the desired USART pins to their peripheral function. If I/O lines of the USART are not used by the application, they can be used for other purposes by the PIO Controller.

All the pins of the modems may or may not be implemented on the USART. On USARTs not equipped with the corresponding pin, the associated control bits and statuses have no effect on the behavior of the USART.

46.5.2 Power Management

The USART is not continuously clocked. The programmer must first enable the USART clock in the Power Management Controller (PMC) before using the USART. However, if the application does not require USART operations, the USART clock can be stopped when not needed and be restarted later. In this case, the USART will resume its operations where it left off.

46.5.3 Interrupt Sources

The USART interrupt line is connected on one of the internal sources of the Interrupt Controller. Using the USART interrupt requires the Interrupt Controller to be programmed first.

46.6 Functional Description

46.6.1 Baud Rate Generator

The baud rate generator provides the bit period clock, also named the baud rate clock, to both the receiver and the transmitter.

The baud rate generator clock source is selected by configuring the USCLKS field in the USART Mode register (US_MR) to one of the following:

- The peripheral clock
- A division of the peripheral clock, where the divider is product-dependent, but generally set to 8
- A processor/peripheral independent clock source fully programmable provided by PMC (PCK)
- The external clock, available on the SCK pin


The baud rate generator is based upon a 16-bit divider, which is configured using the CD field of the Baud Rate Generator register (US_BRGR). If CD is configured to '0', the baud rate generator does not generate any clocks. If CD is configured to '1', the divider is bypassed and becomes inactive.

If the external SCK clock is selected, the duration of the low and high levels of the signal provided on the SCK pin must be longer than a peripheral clock period. The frequency of the signal provided on SCK must be at least 3 times lower than the frequency provided on the peripheral clock in USART mode (field

Controller Area Network (MCAN)

The Bus Monitoring mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits. The figure below shows the connection of signals CANTX and CANRX to the MCAN in Bus Monitoring mode.

Figure 49-3. Pin Control in Bus Monitoring Mode



Bus Monitoring Mode

49.5.1.7 Disabled Automatic Retransmission

According to the CAN Specification (see ISO11898-1, 6.3.3 Recovery Management), the MCAN provides means for automatic retransmission of frames that have lost arbitration or that have been disturbed by errors during transmission. By default automatic retransmission is enabled. To support time-triggered communication as described in ISO 11898-1, chapter 9.2, the automatic retransmission may be disabled via MCAN_CCCR.DAR.

49.5.1.7.1 Frame Transmission in DAR Mode

In DAR mode, all transmissions are automatically cancelled after they start on the CAN bus. A Tx Buffer's Tx Request Pending bit TXBRP.TRPx is reset after successful transmission, when a transmission has not yet been started at the point of cancellation, has been aborted due to lost arbitration, or when an error occurred during frame transmission.

Successful transmission: Corresponding Tx Buffer Transmission Occurred bit MCAN_TXBTO.TOx set

Corresponding Tx Buffer Cancellation Finished bit MCAN_TXBCF.CFx not set

 Successful transmission in spite of cancellation: Corresponding Tx Buffer Transmission Occurred bit MCAN_TXBTO.TOx set

Corresponding Tx Buffer Cancellation Finished bit MCAN_TXBCF.CFx set

 Arbitration lost or frame transmission disturbed: Corresponding Tx Buffer Transmission Occurred bit MCAN_TXBTO.TOx not set

Corresponding Tx Buffer Cancellation Finished bit MCAN_TXBCF.CFx set

In case of a successful frame transmission, and if storage of Tx events is enabled, a Tx Event FIFO element is written with Event Type ET = "10" (transmission in spite of cancellation).

49.5.1.8 Power-down (Sleep Mode)

The MCAN can be set into Power-down mode via bit MCAN_CCCR.CSR.

When all pending transmission requests have completed, the MCAN waits until bus idle state is detected. Then the MCAN sets MCAN_CCCR.INIT to prevent any further CAN transfers. Now the MCAN acknowledges that it is ready for power down by setting to one the bit MCAN_CCCR.CSA. In this state, before the clocks are switched off, further register accesses can be made. A write access to

Controller Area Network (MCAN)

49.6.26 MCAN New Data 2

| | Name: Offset: Reset: Property: | MCAN_NDAT2 0x9C 0x00000000 Read/Write | 2 | | | | | |
|--------|---|--|------|------|------|------|------|------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | ND63 | ND62 | ND61 | ND60 | ND59 | ND58 | ND57 | ND56 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | ND55 | ND54 | ND53 | ND52 | ND51 | ND50 | ND49 | ND48 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | ND47 | ND46 | ND45 | ND44 | ND43 | ND42 | ND41 | ND40 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | ND39 | ND38 | ND37 | ND36 | ND35 | ND34 | ND33 | ND32 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bits 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 – NDx New Data

The register holds the New Data flags of Receive Buffers 32 to 63. The flags are set when the respective Receive Buffer has been updated from a received frame. The flags remain set until the processor clears them. A flag is cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. A hard reset will clear the register.

| Value | Description |
|-------|--|
| 0 | Receive Buffer not updated. |
| 1 | Receive Buffer updated from new message. |

Controller Area Network (MCAN)

49.6.31 MCAN Receive FIFO 1 Configuration

| Name: | MCAN_RXF1C |
|-----------|------------|
| Offset: | 0xB0 |
| Reset: | 0x00000000 |
| Property: | Read/Write |

This register can only be written if the bits CCE and INIT are set in MCAN CC Control Register.

| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|------|-----|------|--------|-----------|-----|-----|-----|
| | F1OM | | | | F1WM[6:0] | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | F1S[6:0] | | | |
| Access | | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | F1SA | [13:6] | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | F1S/ | 4[5:0] | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | | • |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | | |

Bit 31 – F1OM FIFO 1 Operation Mode

FIFO 1 can be operated in Blocking or in Overwrite mode (see Rx FIFOs).

| Value | Description |
|-------|------------------------|
| 0 | FIFO 1 Blocking mode. |
| 1 | FIFO 1 Overwrite mode. |

Bits 30:24 – F1WM[6:0] Receive FIFO 1 Watermark

| Value | Description |
|-------|--|
| 0 | Watermark interrupt disabled |
| 1-64 | Level for Receive FIFO 1 watermark interrupt (MCAN_IR.RF1W). |
| >64 | Watermark interrupt disabled. |

Bits 22:16 - F1S[6:0] Receive FIFO 1 Size


The elements in Receive FIFO 1 are indexed from 0 to F1S - 1.

| Value | Description |
|-------|---|
| 0 | No Receive FIFO 1 |
| 1-64 | Number of elements in Receive FIFO 1. |
| >64 | Values greater than 64 are interpreted as 64. |

▲ CAUTION The write of PWM_CMPVUPDx must be followed by a write of PWM_CMPMUPDx.

The comparison match and the comparison update can be source of an interrupt, but only if it is enabled and not masked. These interrupts can be enabled by the PWM Interrupt Enable Register 2 and disabled by the PWM Interrupt Disable Register 2. The comparison match interrupt and the comparison update interrupt are reset by reading the PWM Interrupt Status Register 2.

Figure 51-24. Comparison Waveform



51.6.4 PWM Event Lines

The PWM provides 2 independent event lines intended to trigger actions in other peripherals (e.g., for the Analog-to-Digital Converter (ADC)).

A pulse (one cycle of the peripheral clock) is generated on an event line, when at least one of the selected comparisons is matching. The comparisons can be selected or unselected independently by the CSEL bits in the PWM Event Line x Register (PWM_ELMRx for the Event Line x).

An example of event generation is provided in the figure Event Line Generation Waveform (Example).

Pulse Width Modulation Controller (PWM)

| | - | | | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|----------|-------------------|----------|----------------|-------|----------|--------|----------|--------|----------|---------|
| Offset | Name | Bit Pos. | | | | | | | | |
| 0xAF | | | | | | | | | | |
| | | 7:0 | | | | | | | GCEN1 | GCEN0 |
| | | 15:8 | | | | | | | | |
| 0xB0 | PWM_SMMR | 23:16 | | | | | | | DOWN1 | DOWN0 |
| | | 31:24 | | | | | | | | |
| 0xB4 | | | | | | | | | | |
| | Reserved | | | | | | | | | |
| 0xBF | | | | | | | | | | |
| | | 7:0 | | | | | FPZH3 | FPZH2 | FPZH1 | FPZH0 |
| 000 | | 15:8 | | | | | | | | |
| 0xC0 | PWM_FPV2 | 23:16 | | | | | FPZL3 | FPZL2 | FPZL1 | FPZL0 |
| | | 31:24 | | | | | | | | |
| 0xC4 | | | | | | | | | | |
| | Reserved | | | | | | | | | |
| 0xE3 | | | | | | | | | | |
| | | 7:0 | WPRG5 | WPRG4 | WPRG3 | WPRG2 | WPRG1 | WPRG0 | WPCN | ID[1:0] |
| 0xE4 | PWM_WPCR | 15:8 | | | | WPKE | EY[7:0] | | | |
| | UXE4 PVVIVI_VVPCR | | | | | WPKE | Y[15:8] | | | |
| | | 31:24 | 4 WPKEY[23:16] | | | | | | | |
| | | 7:0 | WPVS | | WPSWS5 | WPSWS4 | WPSWS3 | WPSWS2 | WPSWS1 | WPSWS0 |
| 0xE8 | | 15:8 | | | WPHWS5 | WPHWS4 | WPHWS3 | WPHWS2 | WPHWS1 | WPHWS0 |
| UXEO | PWM_WPSR | 23:16 | | | | WPVS | RC[7:0] | | | |
| | | 31:24 | | | | WPVSF | RC[15:8] | | | |
| 0xEC | | | | | | | | | | |
| | Reserved | | | | | | | | | |
| 0x012F | | | | | | | | | | |
| | | 7:0 | | | | CV | [7:0] | | | |
| 0x0130 | PWM_CMPV0 | 15:8 | CV[15:8] | | | | | | | |
| 0.00100 | | 23:16 | | | | CV[2 | 23:16] | | | |
| | | 31:24 | | | | | | | | CVM |
| | | 7:0 | | | | | PD[7:0] | | | |
| 0x0134 | PWM_CMPVUPD0 | 15:8 | | | | CVUP | D[15:8] | | | |
| 0,0101 | | 23:16 | | | | CVUPE | D[23:16] | | | |
| | | 31:24 | | | | | | | | CVMUPD |
| | | 7:0 | | CTF | R[3:0] | | | | | CEN |
| 0x0138 | PWM_CMPM0 | 15:8 | | | NT[3:0] | | | CPR | [3:0] | |
| 0.0100 | | 23:16 | | CUPRO | CNT[3:0] | | | CUPI | R[3:0] | |
| | | 31:24 | | | | | | | | |
| | | 7:0 | | CTRU | PD[3:0] | | | | | CENUPD |
| 0x013C | PWM_CMPMUPD0 | 15:8 | | | | | | CPRU | PD[3:0] | |
| 0.0130 | | 23:16 | | | | | | CUPRU | IPD[3:0] | |
| | | 31:24 | | | | | | | | |
| | | 7:0 | | | | CV | [7:0] | | | |
| 0x0140 | PWM_CMPV1 | 15:8 | | | | CV[| 15:8] | | | |
| | | 23:16 | | | | CV[2 | 23:16] | | | |
| | 1 | | | | | | | | | |

51.7.10 PWM DMA Register

| Name: | PWM_DMAR |
|-----------|------------|
| Offset: | 0x24 |
| Reset: | - |
| Property: | Write-only |

Only the first 16 bits (channel counter size) are significant.

| 16 |
|----|
| |
| W |
| 0 |
| |
| 8 |
| |
| W |
| 0 |
| |
| 0 |
| |
| W |
| |
| |

Bits 23:0 – DMADUTY[23:0] Duty-Cycle Holding Register for DMA Access

Each write access to PWM_DMAR sequentially updates PWM_CDTYUPDx.CDTYUPD with DMADUTY (only for channel configured as synchronous). See "Method 3: Automatic write of duty-cycle values and automatic trigger of the update".

52.5.7 Fault Output

The AFEC has the Fault output connected to the FAULT input of PWM. See Fault Output and implementation of the PWM in the product.

52.5.8 Conversion Performances

For performance and electrical characteristics of the AFE, refer to the AFE Characteristics in the section "Electrical Characteristics".

Related Links

58. Electrical Characteristics for SAM V70/V71

52.6 Functional Description

52.6.1 Analog Front-End Conversion

The AFE embeds programmable gain amplifiers that must be enabled prior to any conversion. The bits PGA0EN and PGA1EN in the Analog Control register (AFEC_ACR) must be set.

The AFE uses the AFE clock to perform conversions. In order to guarantee a conversion with minimum error, after any start of conversion, the AFEC waits a number of AFE clock cycles (called transfer time) before changing the channel selection again (and so starts a new tracking operation).

AFE conversions are sequenced by two operating times: the tracking time and the conversion time.

- The tracking time represents the time between the channel selection change and the time for the controller to start the AFEC. The AFEC allows a minimum tracking time of 15 AFE clock periods.
- The conversion time represents the time for the AFEC to convert the analog signal.

The AFE clock frequency is selected in the PRESCAL field of the AFEC_MR. The tracking phase starts during the conversion of the previous channel. If the tracking time is longer than the conversion time of the12-bit AD converter (t_{CONV}), the tracking phase is extended to the end of the previous conversion.

The AFE clock frequency ranges from $f_{peripheral clock}/2$ if PRESCAL is 1, and $f_{peripheral clock}/256$ if PRESCAL is set to 255 (0xFF). PRESCAL must be programmed to provide the AFE clock frequency given in the section "Electrical Characteristics".

The AFE conversion time ($t_{AFE \text{ conv}}$) is applicable for all modes and is calculated as follows:

$t_{\rm AFE_conv} = 23 \times t_{\rm AFE\ Clock}$

When the averager is activated, the AFE conversion time is multiplied by the OSR value.

In Free Run mode, the sampling frequency (f_S) is calculated as 1/t_{AFE conv}.

True Random Number Generator (TRNG)

56.6 Register Summary

| Offset | Name | Bit Pos. | | | | | | | |
|----------|------------|----------|-------------|--|-------|----------|--|--|--------|
| | | 7:0 | | | | | | | ENABLE |
| 0.00 | | 15:8 | | | WAKE | EY[7:0] | | | |
| 0x00 | TRNG_CR | 23:16 | WAKEY[15:8] | | | | | | |
| | | 31:24 | | | WAKE | Y[23:16] | | | |
| 0x04 | | | | | | | | | |
| 0x0F | Reserved | | | | | | | | |
| | | 7:0 | | | | | | | DATRDY |
| | | 15:8 | | | | | | | |
| 0x10 | TRNG_IER | 23:16 | | | | | | | |
| | | 31:24 | | | | | | | |
| | | 7:0 | | | | | | | DATRDY |
| | | 15:8 | | | | | | | |
| 0x14 | TRNG_IDR | 23:16 | | | | | | | |
| | | 31:24 | | | | | | | |
| | | 7:0 | | | | | | | DATRDY |
| 0x18 | TRNG_IMR | 15:8 | | | | | | | |
| 0210 | | 23:16 | | | | | | | |
| | | 31:24 | | | | | | | |
| | | 7:0 | | | | | | | DATRDY |
| 0x1C | TRNG_ISR | 15:8 | | | | | | | |
| 0,10 | | 23:16 | | | | | | | |
| | | 31:24 | | | | | | | |
| 0x20 | | | | | | | | | |
| 0x4F | Reserved | | | | | | | | |
| | | 7:0 | | | ODAT | [7:0] | | | |
| 0.50 | | 15:8 | | | ODAT | A[15:8] | | | |
| 0x50 | TRNG_ODATA | 23:16 | | | ODATA | [23:16] | | | |
| | | 31:24 | | | | A[31:24] | | | |


Note:

1. These characteristics apply only when the 32.768 kHz crystal oscillator is in Bypass mode.

59.4.6 3 to 20 MHz Crystal Oscillator Characteristics Table 59-23. 3 to 20 MHz Crystal Oscillator Characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------|--------------------------|--|-----|-----|------|------|
| f _{OSC} | Operating Frequency | Normal mode with crystal | 3 | _ | 20 | MHz |
| t _{START} | Startup Time | 3 MHz, C _{SHUNT} = 3 pF | _ | _ | 40 | ms |
| | | 12 MHz, C_{SHUNT} = 7 pF with C_{M} = 1.6 fF | _ | _ | 6 | ms |
| | | 20 MHz, C_{SHUNT} = 7 pF with C_{M} = 1.6 fF | _ | _ | 5.7 | ms |
| I _{DDON} | Current Consumption (on | 3 MHz | _ | 230 | _ | μA |
| | VDDIO) | 12 MHz | _ | 390 | _ | μA |
| | | 20 MHz | _ | 450 | _ | μA |
| CL | Internal Equivalent Load | Integrated Load Capacitance | 7.5 | 9 | 10.5 | pF |
| | Capacitance | $(X_{IN} and X_{OUT} in series)$ | | | | |

Figure 59-10. 3 to 20 MHz Crystal Oscillator Schematics



 $C_{LEXT} = 2 \times (C_{CRYSTAL} - C_L - C_{PCB})$

where, C_{PCB} is the capacitance of the printed circuit board (PCB) track layout from the crystal to the pin.

59.4.7 3 to 20 MHz Crystal Characteristics Table 59-24. 3 to 20 MHz Crystal Characteristics

| Symbol | Parameter | Conditions | Min | Тур | Мах | Unit |
|----------------|----------------------------|-------------------------|-----|-----|-----|------|
| ESR | Equivalent Series Resistor | Fundamental at 3 MHz | - | _ | 150 | Ohm |
| | | Fundamental at 8 MHz | | | 140 | |
| | | Fundamental at 12 MHz | | | 120 | |
| | | Fundamental at 16 MHz | | | 80 | |
| | | Fundamental at 20 MHz | | | 50 | |
| C _M | Motional capacitance | Fundamental at 3 MHz | 3 | _ | 8 | fF |
| | | Fundamental at 8–20 MHz | 1.6 | _ | 8 | |

Schematic Checklist

| Check | Signal Name | Recommended Pin Connection | Description |
|-------|-------------|--|--|
| | | | Decoupling/filtering capacitors must be added to improve startup stability and reduce source voltage drop. |
| | | | Supply ripple must not exceed 20 mVrms for 10 kHz to 10 MHz range. |
| | VDDPLLUSB | Decoupling/filtering RLC circuit ⁽¹⁾ | Powers the UTMI PLL and the 3 to 20 MHz oscillator. The VDDPLLUSB power supply pin draws small current, but it is noise sensitive. Care must be taken in VDDPLLUSB power supply routing, decoupling and also on bypass capacitors. |
| | | | Supply ripple must not exceed 10 mVrms for 10 kHz to 10 MHz range. |
| | VDDOUT | Decoupling capacitor (100 nF + 1 μF) ⁽¹⁾⁽²⁾ | Voltage Regulator Output |
| | VDDCORE | Decoupling capacitor (100 nF) ⁽¹⁾⁽²⁾ | Powers the core, embedded memories and peripherals. Decoupling/filtering capacitors must be added to improve startup stability and reduce source voltage drop. |
| | | | ▲ WARNING Powerup and powerdown sequences given in the "Power Considerations" chapter must be respected. |
| | VDDPLL | Decoupling/filtering capacitors ferrite beads (100 nF and 470 Ohm @ 100MHz) ⁽¹⁾⁽²⁾ | Powers the PLLA and the fast RC oscillator. The VDDPLL power supply pin draws small current, but it is noise sensitive. Care must be taken in VDDPLL power supply routing, decoupling and also on bypass capacitors. |
| | VDDUTMIC | Decoupling/filtering capacitors ferrite beads (100 nF and 470 Ohm @ 100MHz) ⁽¹⁾⁽²⁾ | Powers the USB transceiver core. Must always be connected even if the USB is not used. Decoupling/filtering capacitors/ferrite beads must be added to improve startup stability and reduce source voltage drop. |
| | GND | Voltage Regulator, Core Chip and Peripheral I/O lines ground | GND pins are common to VDDIN, VDDCORE and VDDIO pins. GND pins should be connected as shortly as possible to the system ground plane. |