

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	300MHz
Connectivity	I ² C, IrDA, LINbus, SPI, SSC, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	44
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384K x 8
Voltage - Supply (Vcc/Vdd)	1.08V ~ 3.6V
Data Converters	A/D 5x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsams70j21a-mnt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Supply Controller (SUPC)

Bit 1 – WKUPS WKUP Wakeup Status (cleared on read)

Value	Description
0	(NO): No wakeup due to the assertion of the WKUP pins has occurred since the last read of
	SUPC_SR.
1	(PRESENT): At least one wakeup due to the assertion of the WKUP pins has occurred since
	the last read of SUPC_SR.

Real-time Clock (RTC)

Bit 1 - ALRDIS Alarm Interrupt Disable

Value	Description
0	No effect.
1	The alarm interrupt is disabled.

Bit 0 - ACKDIS Acknowledge Update Interrupt Disable

Value	Description
0	No effect.
1	The acknowledge for update interrupt is disabled.

Static Memory Controller (SMC)

35.16.1.6 SMC Off-Chip Memory Scrambling Key1 Register

Name: SMC_KEY1

Offset: 0x84

Reset: 0x00000000
Property: Write-once

Note:

1. 'Write-once' access indicates that the first write access after a system reset prevents any further modification of the value of this register.

Note: 1.

Bit	31	30	29	28	27	26	25	24				
	KEY1[31:24]											
Access												
Reset	0	0	0	0	0	0	0	0				
Bit	23	22	21	20	19	18	17	16				
				KEY1	[23:16]							
Access								_				
Reset	0	0	0	0	0	0	0	0				
Bit	15	14	13	12	11	10	9	8				
				KEY1	I[15:8]							
Access												
Reset	0	0	0	0	0	0	0	0				
Bit	7	6	5	4	3	2	1	0				
				KEY	1[7:0]							
Access												
Reset	0	0	0	0	0	0	0	0				

Bits 31:0 - KEY1[31:0] Off-Chip Memory Scrambling (OCMS) Key Part 1

When off-chip memory scrambling is enabled, KEY1 and KEY2 values determine data scrambling.

Image Sensor Interface (ISI)

37.6.10 ISI Control Register

Name: ISI_CR Offset: 0x24 Reset: –

Property: Write-only

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
								ISI_CDC
Access								W
Reset								_
Bit	7	6	5	4	3	2	1	0
						ISI_SRST	ISI_DIS	ISI_EN
Access						W	W	W
Reset						_	_	_

Bit 8 - ISI CDC ISI Codec Request

Write a one to this bit to enable the codec datapath and capture a full resolution frame. A new request cannot be taken into account while CDC_PND bit is active in the ISI_SR.

Bit 2 – ISI_SRST ISI Software Reset Request

Write a one to this bit to request a software reset of the module. Software must poll the SRST bit in the ISI_SR to verify that the software request command has terminated.

Bit 1 – ISI_DIS ISI Module Disable Request

Write a one to this bit to disable the module. If both ISI_EN and ISI_DIS are asserted at the same time, the disable request is not taken into account. Software must poll the DIS_DONE bit in the ISI_SR to verify that the command has successfully completed.

Bit 0 - ISI_EN ISI Module Enable Request

Write a one to this bit to enable the module. Software must poll the ENABLE bit in the ISI_SR to verify that the command has successfully completed.

Bit	Function
27	Specific Address Register match found, bit 25 and bit 26 indicate which Specific Address Register causes the match.
26:25	Specific Address Register match. Encoded as follows: 00: Specific Address Register 1 match
	01: Specific Address Register 2 match
	10: Specific Address Register 3 match
	11: Specific Address Register 4 match
	If more than one specific address is matched only one is indicated with priority 4 down to 1.
24	This bit has a different meaning depending on whether RX checksum offloading is enabled. With RX checksum offloading disabled: (bit 24 clear in Network Configuration Register)
	Type ID register match found, bit 22 and bit 23 indicate which type ID register causes the match.
	With RX checksum offloading enabled: (bit 24 set in Network Configuration Register)
	0: The frame was not SNAP encoded and/or had a VLAN tag with the Canonical Format Indicator (CFI) bit set.
	1: The frame was SNAP encoded and had either no VLAN tag or a VLAN tag with the CFI bit not set.
23:22	This bit has a different meaning depending on whether RX checksum offloading is enabled. With RX checksum offloading disabled: (bit 24 clear in Network Configuration)
	Type ID register match. Encoded as follows:
	00: Type ID register 1 match
	01: Type ID register 2 match
	10: Type ID register 3 match
	11: Type ID register 4 match
	If more than one Type ID is matched only one is indicated with priority 4 down to 1.
	With RX checksum offloading enabled: (bit 24 set in Network Configuration Register)
	00: Neither the IP header checksum nor the TCP/UDP checksum was checked.
	01: The IP header checksum was checked and was correct. Neither the TCP nor UDP checksum was checked.
	10: Both the IP header and TCP checksum were checked and were correct.
	11: Both the IP header and UDP checksum were checked and were correct.
21	VLAN tag detected—type ID of 0x8100. For packets incorporating the stacked VLAN processing feature, this bit will be set if the second VLAN tag has a type ID of 0x8100
20	Priority tag detected—type ID of 0x8100 and null VLAN identifier. For packets incorporating the stacked VLAN processing feature, this bit will be set if the second VLAN tag has a type ID of 0x8100 and a null VLAN identifier.

38.8.2 GMAC Network Configuration Register

Name: GMAC_NCFGR

 Offset:
 0x004

 Reset:
 0x00080000

 Property:
 Read/Write

Bit	31	30	29	28	27	26	25	24
		IRXER	RXBP	IPGSEN		IRXFCS	EFRHD	RXCOEN
Access		R/W	R/W	R/W		R/W	R/W	R/W
Reset		0	0	0		0	0	0
Bit	23	22	21	20	19	18	17	16
	DCPF	DBW	/[1:0]		CLK[2:0]		RFCS	LFERD
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8
	RXBU	FO[1:0]	PEN	RTY				MAXFS
Access	R/W	R/W	R/W	R/W				R/W
Reset	0	0	0	0				0
Bit	7	6	5	4	3	2	1	0
	UNIHEN	MTIHEN	NBC	CAF	JFRAME	DNVLAN	FD	SPD
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 30 - IRXER Ignore IPG GRXER

When this bit is written to '1', the Receive Error signal (GRXER) has no effect on the GMAC operation when Receive Data Valid signal (GRXDV) is low.

Bit 29 - RXBP Receive Bad Preamble

When written to '1', frames with non-standard preamble are not rejected.

Bit 28 - IPGSEN IP Stretch Enable

Writing a '1' to this bit allows the transmit IPG to increase above 96 bit times, depending on the previous frame length using the IPG Stretch Register.

Bit 26 - IRXFCS Ignore RX FCS

For normal operation this bit must be written to zero.

When this bit is written to '1', frames with FCS/CRC errors will not be rejected. FCS error statistics will still be collected for frames with bad FCS, and FCS status will be recorded in the DMA descriptor of the frame.

Bit 25 - EFRHD Enable Frames Received in half-duplex

Writing a '1' to this bit enables frames to be received in half-duplex mode while transmitting.

38.8.56 GMAC Deferred Transmission Frames Register

 Name:
 GMAC_DTF

 Offset:
 0x148

 Reset:
 0x00000000

Property: Read-only

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
							DEFT[17:16]
Access							R	R
Reset							0	0
Bit	15	14	13	12	11	10	9	8
				DEFT	[15:8]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				DEF	Γ[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 17:0 - DEFT[17:0] Deferred Transmission

This register counts the number of frames experiencing deferral due to carrier sense being active on their first attempt at transmission. Frames involved in any collision are not counted nor are frames that experienced a transmit underrun.

38.8.102 GMAC Transmit Buffer Queue Base Address Register Priority Queue x

Name: GMAC_TBQBAPQx **Offset:** 0x0440 + x*0x04 [x=0..4]

Reset: 0x00000000 **Property:** Read/Write

These registers hold the start address of the transmit buffer queues (transmit buffers descriptor lists) for the additional queues and must be initialized to the address of valid descriptors, even if the priority queues are not used.

Bit	31	30	29	28	27	26	25	24					
	TXBQBA[29:22]												
Access													
Reset	0	0	0	0	0	0	0	0					
Bit	23	22	21	20	19	18	17	16					
	TXBQBA[21:14]												
Access													
Reset	0	0	0	0	0	0	0	0					
Bit	15	14	13	12	11	10	9	8					
				TXBQE	BA[13:6]								
Access													
Reset	0	0	0	0	0	0	0	0					
Bit	7	6	5	4	3	2	1	0					
			TXBQI	BA[5:0]									
Access													
Reset	0	0	0	0	0	0							

Bits 31:2 – TXBQBA[29:0] Transmit Buffer Queue Base Address Contains the address of the start of the transmit queue.

USB High-Speed Interface (USBHS)

39.5.2.18 CRC Error

This error only exists for isochronous OUT endpoints. It sets the CRC Error Interrupt (USBHS_DEVEPTISRx.CRCERRI) bit, which triggers a PEP_x interrupt if the CRC Error Interrupt Enable (USBHS_DEVEPTIMRx.CRCERRE) bit is one.

A CRC error can occur during the OUT stage if the USBHS detects a corrupted received packet. The OUT packet is stored in the bank as if no CRC error had occurred (USBHS_DEVEPTISRx.RXOUTI is set).

39.5.2.19 Interrupts

See the structure of the USB device interrupt system in Figure 39-3.

There are two kinds of device interrupts: processing, i.e., their generation is part of the normal processing, and exception, i.e., errors (not related to CPU exceptions).

Global Interrupts

The processing device global interrupts are:

- Suspend (USBHS DEVISR.SUSP)
- Start of Frame (USBHS_DEVISR.SOF) interrupt with no frame number CRC error the Frame Number CRC Error (USBHS_DEVFNUM.FNCERR) bit is zero.
- Micro Start of Frame (USBHS_DEVISR.MSOF) with no CRC error
- End of Reset (USBHS_DEVISR.EORST)
- Wakeup (USBHS_DEVISR.WAKEUP)
- End of Resume (USBHS_DEVISR.EORSM)
- Upstream Resume (USBHS_DEVISR.UPRSM)
- Endpoint x (USBHS DEVISR.PEP x)
- DMA Channel x (USBHS_DEVISR.DMA_x)

The exception device global interrupts are:

- Start of Frame (USBHS_DEVISR.SOF) with a frame number CRC error (USBHS_DEVFNUM.FNCERR = 1)
- Micro Start of Frame (USBHS_DEVFNUM.FNCERR.MSOF) with a CRC error Endpoint Interrupts

The processing device endpoint interrupts are:

- Transmitted IN Data (USBHS_DEVEPTISRx.TXINI)
- Received OUT Data (USBHS_DEVEPTISRx.RXOUTI)
- Received SETUP (USBHS_DEVEPTISRx.RXSTPI)
- Short Packet (USBHS_DEVEPTISRx.SHORTPACKET)
- Number of Busy Banks (USBHS_DEVEPTISRx.NBUSYBK)
- Received OUT Isochronous Multiple Data (DTSEQ = MDATA & USBHS DEVEPTISRx.RXOUTI)
- Received OUT Isochronous DataX (DTSEQ = DATAX & USBHS DEVEPTISRx.RXOUTI)


The exception device endpoint interrupts are:

- Underflow (USBHS_DEVEPTISRx.UNDERFI)
- NAKed OUT (USBHS_DEVEPTISRx.NAKOUTI)
- High-Bandwidth Isochronous IN Error (USBHS DEVEPTISRx.HBISOINERRI)
- NAKed IN (USBHS_DEVEPTISRx.NAKINI)

USB High-Speed Interface (USBHS)

USBHS_HSTPPM 15.8 FIFOCON NBUSYBKE NAKEDE PERRE UNDERFIE TXOUTE RXINE	Offset	Name									
USBHS_HSTPIPM 15.8 FIFOCON NBUSYBKE NAKEDE PERRE UNDERFIE TXOUTE RXINE			31:24								
1.5		перие петрірім	7:0		RXSTALLDE	OVERFIE	NAKEDE	PERRE	UNDERFIE	TXOUTE	RXINE
23-16 31-24	0x05C8		15:8		FIFOCON		NBUSYBKE				
0x05CB		NZ (INTFIFES)	23:16						RSTDT	PFREEZE	PDISHDMA
USBHS_HSTPIPM 15.8 FIFOCON NBUSYBKE NAKEDE PERRE UNDERFIE TXOUTE RXINE			31:24								
No. No.		LICEUS LISTDIDIM	7:0		CRCERRE	OVERFIE	NAKEDE	PERRE	UNDERFIE	TXOUTE	RXINE
23-16	0x05C8		15:8		FIFOCON		NBUSYBKE				
0x05CC		112 (1001 II 20)	23:16						RSTDT	PFREEZE	PDISHDMA
NAME PERRE TASTPE TAOUTE RAINE			31:24								
15.8 FIFOCON NBUSYBKE RSTDT PFREEZE PDISHDMA		LICEUS LISTDIDIM	7:0		RXSTALLDE	OVERFIE	NAKEDE	PERRE	TXSTPE	TXOUTE	RXINE
23:16	0x05CC	_	15:8		FIFOCON		NBUSYBKE				
0x05CC		13	23:16						RSTDT	PFREEZE	PDISHDMA
0x05CC			31:24								
0x05CC R3 (INTPIPES) 15:8 FIFOCON NBUSYBKE RSTDT PFREEZE PDISHDMA		LICOUR LICTOIDIM	7:0		RXSTALLDE	OVERFIE	NAKEDE	PERRE	UNDERFIE	TXOUTE	RXINE
23:16	0x05CC		15:8		FIFOCON		NBUSYBKE				
0x05CC USBHS_HSTPIPIM R3 (ISOPIPES) 15:8 FIFOCON NBUSYBKE RSTDT PFREEZE PDISHDMA		R3 (INTPIPES)	23:16						RSTDT	PFREEZE	PDISHDMA
0x05CC			31:24								
15:8			7:0		CRCERRE	OVERFIE	NAKEDE	PERRE	UNDERFIE	TXOUTE	RXINE
0x05D0 USBHS_HSTPIPIM R4 (INTPIPES) 0x05D0 USBHS_HSTPIPIM R4 (ISOPIPES) T5.8	0x05CC		15:8		FIFOCON		NBUSYBKE				
0x05D0		R3 (ISOPIPES)	23:16						RSTDT	PFREEZE	PDISHDMA
0x05D0			31:24								
15:8		Перпе петрірім	7:0		RXSTALLDE	OVERFIE	NAKEDE	PERRE	TXSTPE	TXOUTE	RXINE
0x05D0 USBHS_HSTPIPIM R4 (INTPIPES) T5:8 FIFOCON NBUSYBKE TXOUTE RXINE	0x05D0		15:8		FIFOCON		NBUSYBKE				
0x05D0		114	23:16						RSTDT	PFREEZE	PDISHDMA
0x05D0 USBHS_HSTPIPIM R4 (INTPIPES) 15:8 FIFOCON NBUSYBKE RSTDT PFREEZE PDISHDMA 0x05D0 USBHS_HSTPIPIM R4 (ISOPIPES) 7:0 SHORTPACK ETIE CRCERRE OVERFIE NAKEDE PERRE UNDERFIE TXOUTE RXINE 15:8 FIFOCON NBUSYBKE RSTDT PFREEZE PDISHDMA 15:8 FIFOCON NBUSYBKE RSTDT PFREEZE PDISHDMA 31:24 31:24 RSTDT PFREEZE PDISHDMA			31:24								
15:8		LICEUS LISTDIDIM	7:0		RXSTALLDE	OVERFIE	NAKEDE	PERRE	UNDERFIE	TXOUTE	RXINE
23:16 31:24	0x05D0		15:8		FIFOCON		NBUSYBKE				
0x05D0 USBHS_HSTPIPIM R4 (ISOPIPES) 7:0 SHORTPACK ETIE CRCERRE DVERFIE NAKEDE PERRE PERRE UNDERFIE TXOUTE RXINE 23:16 23:16 RSTDT PFREEZE PDISHDMA 31:24 7:0 SHORTPACK RXSTALLDE OVERFIE NAKEDE PERRE TXSTPE TXOUTE RXINE		TOT (INTLIFEO)	23:16						RSTDT	PFREEZE	PDISHDMA
0x05D0			31:24								
15:8		LIODUO LIOTDIDIM	7:0		CRCERRE	OVERFIE	NAKEDE	PERRE	UNDERFIE	TXOUTE	RXINE
23:16 RSTDT PFREEZE PDISHDMA 31:24 SHORTPACK RXSTALLDE OVERFIE NAKEDE PERRE TXSTPE TXOUTE RXINE	0x05D0		15:8		FIFOCON		NBUSYBKE				
7:0 SHORTPACK RXSTALLDE OVERFIE NAKEDE PERRE TXSTPE TXOUTE RXINE		K4 (ISUPIPES)	23:16						RSTDT	PFREEZE	PDISHDMA
7:0 RXSTALLDE OVERFIE NAKEDE PERRE TXSTPE TXOUTE RXINE			31:24								
		LICOUR LICTORIM	7:0	SHORTPACK ETIE	RXSTALLDE	OVERFIE	NAKEDE	PERRE	TXSTPE	TXOUTE	RXINE
0x05D4 USBHS_HSTPIPIM 15:8 FIFOCON NBUSYBKE	0x05D4		15:8		FIFOCON		NBUSYBKE				
23:16 RSTDT PFREEZE PDISHDMA		R5	23:16						RSTDT	PFREEZE	PDISHDMA
31:24			31:24								

Figure 42-9. Instruction Transmission Flow Diagram



Synchronous Serial Controller (SSC)

44.9.17 SSC Write Protection Mode Register

Name: SSC_WPMR

Offset: 0xE4

Reset: 0x00000000 **Property:** Read/Write

Bit	31	30	29	28	27	26	25	24			
	WPKEY[23:16]										
Access	W	W	W	W	W	W	W	W			
Reset	0	0	0	0	0	0	0	0			
Bit	23	22	21	20	19	18	17	16			
				WPKE	Y[15:8]						
Access	W	W	W	W	W	W	W	W			
Reset	0	0	0	0	0	0	0	0			
Bit	15	14	13	12	11	10	9	8			
				WPKE	EY[7:0]						
Access	W	W	W	W	W	W	W	W			
Reset	0	0	0	0	0	0	0	0			
Bit	7	6	5	4	3	2	1	0			
								WPEN			
Access								R/W			
Reset								0			

Bits 31:8 - WPKEY[23:0] Write Protection Key

Value		Description
0x53534	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit.
3		Always reads as 0.


Bit 0 - WPEN Write Protection Enable

See Register Write Protection for the list of registers that can be protected.

Value	Description
)	Disables the write protection if WPKEY corresponds to 0x535343 ("SSC" in ASCII).
1	Enables the write protection if WPKEY corresponds to 0x535343 ("SSC" in ASCII).

Universal Synchronous Asynchronous Receiver Transc...

Figure 46-42. Slave Node Synchronization



The accuracy of the synchronization depends on several parameters:

- Nominal clock frequency (f_{Nom}) (the theoretical slave node clock frequency)
- Baud Rate
- Oversampling (OVER = 0 => 16X or OVER = 1 => 8X)

The following formula is used to compute the deviation of the slave bit rate relative to the master bit rate after synchronization (f_{SIAVF} is the real slave node clock frequency):

$$\text{Baud rate deviation} = \left(100 \times \frac{\left[\alpha \times 8 \times (2 - \text{OVER}) + \beta\right] \times \text{Baud rate}}{8 \times f_{\text{SLAVE}}}\right) \%$$

$$\text{Baud rate deviation} = \left(100 \times \frac{\left[\alpha \times 8 \times (2 - \text{OVER}) + \beta\right] \times \text{Baud rate}}{8 \times \left(\frac{f_{\text{TOL_UNSYNCH}}}{100}\right) \times f_{\text{Nom}}}\right) \%$$

$$-0.5 \le \alpha \le +0.5$$
 $-1 < \beta < +1$

 $f_{TOL_UNSYNCH}$ is the deviation of the real slave node clock from the nominal clock frequency. The LIN Standard imposes that it must not exceed ±15%. The LIN Standard imposes also that for communication between two nodes, their bit rate must not differ by more than ±2%. This means that the baud rate deviation must not exceed ±1%.

It follows from that, a minimum value for the nominal clock frequency:

$$f_{\text{Nom}}(\text{min}) = \left(100 \times \frac{[0.5 \times 8 \times (2 - \text{OVER}) + 1] \times \text{Baud rate}}{8 \times \left(\frac{-15}{100} + 1\right) \times 1\%}\right) \text{Hz}$$

Examples:

- Baud rate = 20 kbit/s, OVER = 0 (Oversampling 16X) => f_{Nom}(min) = 2.64 MHz
- Baud rate = 20 kbit/s, OVER = 1 (Oversampling 8X) => f_{Nom}(min) = 1.47 MHz
- Baud rate = 1 kbit/s, OVER = 0 (Oversampling 16X) => f_{Nom}(min) = 132 kHz
- Baud rate = 1 kbit/s, OVER = 1 (Oversampling 8X) => f_{Nom}(min) = 74 kHz

Media Local Bus (MLB)

48.7.17 MIF Data 2 Register

Name: MLB_MDAT2

Offset: 0x0C8 **Reset:** 0x00000000

Property: Read/Write

Bit	31	30	29	28	27	26	25	24	
		DATA[31:24]							
Access	Access								
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
				DATA	[23:16]				
Access	Access								
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
		DATA[15:8]							
Access									
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
		DATA[7:0]							
Access									
Reset	0	0	0	0	0	0	0	0	

Bits 31:0 – DATA[31:0] CRT Data CTR data - bits[95:64] of 128-bit entry




Figure 49-6. Extended Message ID Filter Path

49.5.4.2 Rx FIFOs

Rx FIFO 0 and Rx FIFO 1 can be configured to hold up to 64 elements each. Configuration of the two Rx FIFOs is done via the Rx FIFO 0 Configuration register (MCAN_RXF0C) and the Rx FIFO 1 Configuration register (MCAN_RXF1C).

Received messages that passed acceptance filtering are transferred to the Rx FIFO as configured by the matching filter element. For a description of the filter mechanisms available for Rx FIFO 0 and Rx FIFO 1, see Acceptance Filtering. The Rx FIFO element is described in Rx Buffer and FIFO Element.

To avoid an Rx FIFO overflow, the Rx FIFO watermark can be used. When the Rx FIFO fill level reaches the Rx FIFO watermark configured by MCAN_RXFnC.FnWM, interrupt flag MCAN_IR.RFnW is set. When the Rx FIFO Put Index reaches the Rx FIFO Get Index, an Rx FIFO Full condition is signalled by MCAN_RXFnS.FnF. In addition, the interrupt flag MCAN_IR.RFnF is set.

Controller Area Network (MCAN)

Bits 15:2 – F0SA[13:0] Receive FIFO 0 Start Address Start address of Receive FIFO 0 in Message RAM (32-bit word address, see Message RAM Configuration).

Write F0SA with the bits [15:2] of the 32-bit address.

Pulse Width Modulation Controller (PWM)

51.7.30 PWM Spread Spectrum Register

Name: PWM_SSPR

Offset: 0xA0

Reset: 0x00000000 **Property:** Read/Write

This register can only be written if bits WPSWS3 and WPHWS3 are cleared in the PWM Write Protection Status Register.

Only the first 16 bits (channel counter size) are significant.

Bit	31	30	29	28	27	26	25	24
								SPRDM
Access								R/W
Reset								0
Bit	23	22	21	20	19	18	17	16
				SPRD	[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				SPRD	[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				SPRI	D[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 24 - SPRDM Spread Spectrum Counter Mode

Value	Description
0	Triangular mode. The spread spectrum counter starts to count from -SPRD when the
	channel 0 is enabled and counts upwards at each PWM period. When it reaches +SPRD, it restarts to count from -SPRD again.
1	Random mode. The spread spectrum counter is loaded with a new random value at each PWM period. This random value is uniformly distributed and is between -SPRD and +SPRD.

Bits 23:0 - SPRD[23:0] Spread Spectrum Limit Value

The spread spectrum limit value defines the range for the spread spectrum counter. It is introduced in order to achieve constant varying PWM period for the output waveform.

Analog Front-End Controller (AFEC)

52.7.25 AFEC Correction Select Register

Name: AFEC_COSR

Offset: 0xD0

Reset: 0x00000000 **Property:** Read/Write

This register can only be written if the WPEN bit is cleared in the AFEC Write Protection Mode Register.

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
Bit	7	6	5	4	3	2	1	0
								CSEL
Access								R/W
Reset								0

Bit 0 – CSEL Sample & Hold unit Correction Select Selects the Sample & Hold unit to be displayed in the AFEC_CVR.

Advanced Encryption Standard (AES)

57.5.9 AES Output Data Register x

Name: AES_ODATARx

Offset: 0x50 + x*0x04 [x=0..3]

Reset: 0x00000000 **Property**: Read-only


Bit	31	30	29	28	27	26	25	24	
	ODATA[31:24]								
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
				ODATA	[23:16]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
				ODAT	A[15:8]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
				ODAT	A[7:0]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	

Bits 31:0 - ODATA[31:0] Output Data

The four 32-bit Output Data registers contain the 128-bit data block that has been encrypted/decrypted.

AES_ODATAR0 corresponds to the first word, AES_ODATAR3 to the last one.

Figure 59-8. Active Mode Measurement Setup



The following table gives current consumption in Active mode in typical conditions.

Table 59-17. Typical Total Active Power Consumption with VDDCORE at 1.2V Running from Embedded Memory (AMP2)

Core Clock/MCK	Cortex-M7 Running CoreMark						
(MHz)	FI	TCM					
	Cache Enable (CE) CoreMark = 4.9/MHz	Cache Disable (CD) CoreMark = 1.0/MHz	CoreMark = 5.0/MHz				
300/150	90	57	83	mA			
250/125	77	48	70				
150/150	52	40	48				
96/96	35	27	33				
96/48	31	20	28				
48/48	18	15	17				
24/24	10	8	9				
24/12	9	6	8	•			
12/12	5	4	5				
8/8	4	3	4	•			
4/4	2	2	2.5				
4/2	2	1.5	2				
4/1	1.5	1.5	1.5				
2/2	1.5	1.5	1.5				

Note: Flash Wait State (FWS) in EEFC_FMR is adjusted depending on core frequency.