

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	300MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	75
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.08V ~ 3.6V
Data Converters	A/D 10x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TFBGA
Supplier Device Package	100-TFBGA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsams70n19a-cnt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Trademarks	2210
Quality Management System Certified by DNV	2211
Worldwide Sales and Service	2212

## **Power Management Controller (PMC)**

Clock Name	Peripheral
PCK5	MCANx
PCK6	ТСх
PCK7	TC0

Note: USB, GMAC and MLB do not require PCKx to operate independently of core and bus peripherals.

## 31.9 Peripheral and Generic Clock Controller

The PMC controls the clocks of the embedded peripherals by means of the Peripheral Control register (PMC\_PCR). With this register, the user can enable and disable the different clocks used by the peripherals:

- Peripheral clocks (periph\_clk[PID]), routed to every peripheral and derived from the master clock (MCK), and
- Generic clocks (GCLK[PID]), routed to I2SC0 and I2SC1. These clocks are independent of the core and bus clocks (HCLK, MCK and periph\_clk[PID]). They are generated by selection and division of the following sources: SLCK, MAINCK, UPLLCKDIV, PLLACK and MCK. Refer to the description of each peripheral for the limitation to be applied to GCLK[PID] compared to periph\_clk[PID].

To configure a peripheral's clocks, PMC\_PCR.CMD must be written to '1' and PMC\_PCR.PID must be written with the index of the corresponding peripheral. All other configuration fields must be correctly set.

To read the current clock configuration of a peripheral, PMC\_PCR.CMD must be written to '0' and PMC\_PCR.PID must be written with the index of the corresponding peripheral regardless of the values of other fields. This write does not modify the configuration of the peripheral. The PMC\_PCR can then be read to know the configuration status of the corresponding PID.

The user can also enable and disable these clocks by configuring the Peripheral Clock Enable (PMC\_PCERx) and Peripheral Clock Disable (PMC\_PCDRx) registers. The status of the peripheral clock activity can be read in the Peripheral Clock Status registers (PMC\_PCSRx).

When a peripheral or a generic clock is disabled, it is immediately stopped. These clocks are disabled after a reset.

To stop a peripheral clock, it is recommended that the system software wait until the peripheral has executed its last programmed operation before disabling the clock. This is to avoid data corruption or erroneous behavior of the system.

The bit number in PMC\_PCERx, PMC\_PCDRx, and PMC\_PCSRx is the Peripheral Identifier defined at the product level. The bit number corresponds to the interrupt source number assigned to the peripheral.

## 31.10 Asynchronous Partial Wakeup

#### 31.10.1 Description

The asynchronous partial wakeup wakes up a peripheral in a fully asynchronous way when activity is detected on the communication line. The asynchronous partial wakeup function automatically manages the peripheral clock. It reduces overall power consumption of the system by clocking peripherals only when needed.

Asynchronous partial wakeup can be enabled in Wait mode (SleepWalking), or in Active mode.

# **Power Management Controller (PMC)**

#### 31.20.5 PMC Peripheral Clock Disable Register 0

Name:	PMC_PCDR0
Offset:	0x0014
Property:	Write-only

Reset

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

Bit	31	30	29	28	27	26	25	24
	PID31	PID30	PID29	PID28	PID27	PID26	PID25	PID24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
	PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
Access		•		•				
Reset								
Bit	15	14	13	12	11	10	9	8
	PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
Access		1						
Reset								
Bit	7	6	5	4	3	2	1	0
	PID7							
Access								

Bits 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 – PIDx Peripheral Clock x Disable

Value	Description
0	No effect.
1	Disables the corresponding peripheral clock.
	<b>Note:</b> PIDx refers to identifiers defined in the section "Peripheral Identifiers". Other peripherals can be disabled in PMC_PCDR1 (see "PMC Peripheral Clock Disable Register 1").

# Parallel Input/Output Controller (PIO)

Offset	Name	Bit Pos.								
0x5C										
 0x5F	Reserved									
		7:0	P7	P6	P5	P4	P3	P2	P1	P0
		15:8	P15	P14	P13	P12	P11	P10	P9	P8
0x60	PIO_PUDR	23:16	P23	P22	P21	P20	P19	P18	P17	P16
		31:24	P31	P30	P29	P28	P27	P26	P25	P24
		7:0	P7	P6	P5	P4	P3	P2	P1	P0
0x64		15:8	P15	P14	P13	P12	P11	P10	P9	P8
0X04	PIO_PUER	23:16	P23	P22	P21	P20	P19	P18	P17	P16
		31:24	P31	P30	P29	P28	P27	P26	P25	P24
		7:0	P7	P6	P5	P4	P3	P2	P1	P0
0x68	PIO_PUSR	15:8	P15	P14	P13	P12	P11	P10	P9	P8
0,000	PIO_POSK	23:16	P23	P22	P21	P20	P19	P18	P17	P16
		31:24	P31	P30	P29	P28	P27	P26	P25	P24
0x6C  0x6F	Reserved									
		7:0	P7	P6	P5	P4	P3	P2	P1	P0
0x70		15:8	P15	P14	P13	P12	P11	P10	P9	P8
0270	PIO_ABCDSR1	23:16	P23	P22	P21	P20	P19	P18	P17	P16
		31:24	P31	P30	P29	P28	P27	P26	P25	P24
		7:0	P7	P6	P5	P4	P3	P2	P1	P0
0x74	PIO_ABCDSR2	15:8	P15	P14	P13	P12	P11	P10	P9	P8
0.7.4		23:16	P23	P22	P21	P20	P19	P18	P17	P16
		31:24	P31	P30	P29	P28	P27	P26	P25	P24
0x78  0x7F	Reserved									
		7:0	P7	P6	P5	P4	P3	P2	P1	P0
0x80	PIO_IFSCDR	15:8	P15	P14	P13	P12	P11	P10	P9	P8
0,00		23:16	P23	P22	P21	P20	P19	P18	P17	P16
		31:24	P31	P30	P29	P28	P27	P26	P25	P24
		7:0	P7	P6	P5	P4	P3	P2	P1	P0
0x84	PIO_IFSCER	15:8	P15	P14	P13	P12	P11	P10	P9	P8
0704		23:16	P23	P22	P21	P20	P19	P18	P17	P16
		31:24	P31	P30	P29	P28	P27	P26	P25	P24
		7:0	P7	P6	P5	P4	P3	P2	P1	P0
0x88	PIO_IFSCSR	15:8	P15	P14	P13	P12	P11	P10	P9	P8
0.00		23:16	P23	P22	P21	P20	P19	P18	P17	P16
		31:24	P31	P30	P29	P28	P27	P26	P25	P24
		7:0				DIV	[7:0]			
0x8C	PIO_SCDR	15:8					DIV	13:8]		
0.00		23:16								
		31:24								
0x90	PIO_PPDDR	7:0	P7	P6	P5	P4	P3	P2	P1	P0

# Parallel Input/Output Controller (PIO)

	Name: Offset: Property:	PIO_REHLSR 0x00D4 Write-only						
Bit	31	30	29	28	27	26	25	24
	P31	P30	P29	P28	P27	P26	P25	P24
Access					•	·	•	
Reset								
Bit	23	22	21	20	19	18	17	16
	P23	P22	P21	P20	P19	P18	P17	P16
Access								
Reset								
Bit		14	13	12	. 11	10	9	8
	P15	P14	P13	P12	P11	P10	P9	P8
Access								
Reset								
Bit		6	5	4	3	2	1	0
	P7	P6	P5	P4	P3	P2	P1	P0
Access								
Reset								

#### 32.6.1.43 PIO Rising Edge/High-Level Select Register

Bits 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 – P PIO Rising Edge/High-Level Interrupt Selection

Value	Description
0	No effect.
1	The interrupt source is set to a rising edge detection or high-level detection event, depending on PIO_ELSR.

# **DMA Controller (XDMAC)**

	Name: Offset: Reset: Property:	XDMAC_CIS 0x5C + n*0x4 0x00000000 Read-only						
Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
5.4	45		10	10		10	0	0
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
Bit	7	6	5	4	3	2	1	0
2.1		ROIS	WBEIS	RBEIS	FIS	DIS	LIS	BIS
Access		R	R	R	R	R	R	R
Reset		0	0	0	0	0	0	0

#### 36.9.21 XDMAC Channel x Interrupt Status Register [x = 0..23]

#### Bit 6 - ROIS Request Overflow Error Interrupt Status Bit

Value	Description
0	Overflow condition has not occurred.
1	Overflow condition has occurred at least once. (This information is only relevant for peripheral synchronized transfers.)

#### Bit 5 – WBEIS Write Bus Error Interrupt Status Bit

Value	Description
0	Write bus error condition has not occurred.
1	At least one bus error has been detected in a write access since the last read of the Status register.

#### Bit 4 – RBEIS Read Bus Error Interrupt Status Bit

Value	Description
0	Read bus error condition has not occurred.
1	At least one bus error has been detected in a read access since the last read of the Status register.

#### Bit 3 – FIS End of Flush Interrupt Status Bit

Image Sensor Interface (ISI)

Mode	Byte	D7	D6	D5	D4	D3	D2	D1	D0
RGB 8:8:8	Byte 0	R0(i)	R1(i)	R2(i)	R3(i)	R4(i)	R5(i)	R6(i)	R7(i)
	Byte 1	G0(i)	G1(i)	G2(i)	G3(i)	G4(i)	G5(i)	G6(i)	G7(i)
	Byte 2	B0(i)	B1(i)	B2(i)	B3(i)	B4(i)	B5(i)	B6(i)	B7(i)
	Byte 3	R0(i+1)	R1(i+1)	R2(i+1)	R3(i+1)	R4(i+1)	R5(i+1)	R6(i+1)	R7(i+1)
RGB 5:6:5	Byte 0	G3(i)	G4(i)	G5(i)	R0(i)	R1(i)	R2(i)	R3(i)	R4(i)
	Byte 1	B0(i)	B1(i)	B2(i)	B3(i)	B4(i)	G0(i)	G1(i)	G2(i)
	Byte 2	G3(i+1)	G4(i+1)	G5(i+1)	R0(i+1)	R1(i+1)	R2(i+1)	R3(i+1)	R4(i+1)
	Byte 3	B0(i+1)	B1(i+1)	B2(i+1)	B3(i+1)	B4(i+1)	G0(i+1)	G1(i+1)	G2(i+1)

#### Table 37-5. RGB Format in Default Mode, RGB\_CFG = 00, Swap Activated

The RGB 5:6:5 input format is processed to be displayed as RGB 5:6:5 format, compliant with the 16-bit mode of the LCD controller.

#### 37.5.3 Clocks

The sensor master clock (ISI\_MCK) can be generated either by the Advanced Power Management Controller (APMC) through a Programmable Clock output or by an external oscillator connected to the sensor.

None of the sensors embed a power management controller, so providing the clock by the APMC is a simple and efficient way to control power consumption of the system.

Care must be taken when programming the system clock. The ISI has two clock domains, the sensor master clock and the pixel clock provided by sensor. The two clock domains are not synchronized, but the sensor master clock must be faster than the pixel clock.

#### 37.5.4 Preview Path

#### 37.5.4.1 Scaling, Decimation (Subsampling)

This module resizes captured 8-bit color sensor images to fit the LCD display format. The resize module performs only downscaling. The same ratio is applied for both horizontal and vertical resize, then a fractional decimation algorithm is applied.

The decimation factor is a multiple of 1/16; values 0 to 15 are forbidden.

#### Table 37-6. Decimation Factor

Decimation Value	0–15	16	17	18	19	 124	125	126	127
Decimation Factor	—	1	1.063	1.125	1.188	 7.750	7.813	7.875	7.938

OUTPUT	INPUT	352 × 288	640 × 480	800 × 600	1280 × 1024	1600 × 1200	2048 × 1536
VGA 640 × 480	F		16	20	32	40	51
QVGA	F	16	32	40	64	80	102

buffer and allowing any good (non-erroneous) frames to be transmitted successfully. Once these have been fully transmitted, the status/statistics for the erroneous frame will be updated and software will be informed via an interrupt that an AHB error occurred. This way, the error is reported in the correct packet order.

The transmit packet buffer will only attempt to read more frame data from the AHB when space is available in the packet buffer memory. If space is not available it must wait until the a packet fetched by the MAC completes transmission and is subsequently removed from the packet buffer memory. **Note:** If full store and forward mode is active and if a single frame is fetched that is too large for the packet buffer memory, the frame is flushed and the DMA halted with an error status. This is because a complete frame must be written into the packet buffer before transmission can begin, and therefore the minimum packet buffer memory size should be chosen to satisfy the maximum frame to be transmitted in the application.

In full store and forward mode, once the complete transmit frame is written into the packet buffer memory, a trigger is sent across to the MAC transmitter, which will then begin reading the frame from the packet buffer memory. Since the whole frame is present and stable in the packet buffer memory an underflow of the transmitter is not possible. The frame is kept in the packet buffer until notification is received from the MAC that the frame data has either been successfully transmitted or can no longer be retransmitted (too many retries in half duplex mode). When this notification is received the frame is flushed from memory to make room for a new frame to be fetched from AHB system memory.

In Partial Store and Forward mode, a trigger is sent across to the MAC transmitter as soon as sufficient packet data is available, which will then begin fetching the frame from the packet buffer memory. If, after this point, the MAC transmitter is able to fetch data from the packet buffer faster than the AHB DMA can fill it, an underflow of the transmitter is possible. In this case, the transmission is terminated early, and the packet buffer is completely flushed. Transmission can only be restarted by writing a '1' to the Transmit Start bit in the Network Control register (GMAC\_NCR.TSTART).

In half duplex mode, the frame is kept in the packet buffer until notification is received from the MAC that the frame data has either been successfully transmitted or can no longer be retransmitted (too many retries in half duplex mode). When this notification is received the frame is flushed from memory to make room for a new frame to be fetched from AHB system memory.

In full duplex mode, the frame is removed from the packet buffer on the fly.

Other than underflow, the only MAC related errors that can occur are due to collisions during half duplex transmissions. When a collision occurs the frame still exists in the packet buffer memory so can be retried directly from there. After sixteen failed transmit attempts, the frame will be flushed from the packet buffer.

#### 38.6.3.8 Receive Packet Buffer

The receive packet buffer stores frames from the MAC receiver along with their status and statistics. Frames with errors are flushed from the packet buffer memory, while good frames are pushed onto the DMA AHB interface.

The receiver packet buffer monitors the FIFO write interface from the MAC receiver and translates the FIFO pushes into packet buffer writes. At the end of the received frame the status and statistics are buffered so that the information can be used when the frame is read out. When programmed in full store and forward mode and the frame has an error, the frame data is immediately flushed from the packet buffer memory allowing subsequent frames to utilize the freed up space. The status and statistics for bad frames are still used to update the GMAC registers.

#### 38.8.29 GMAC Specific Address 1 Mask Bottom

GMAC\_SAMB1

Name:

Offset: Reset: Property:	0x0C8 0x00000000 -						
31	30	29	28	27	26	25	24
			ADDR	[31:24]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
23	22	21	20	19	18	17	16
			ADDR	[23:16]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
			ADDF	8[15:8]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
			ADD	R[7:0]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0
	Reset: Property: 31 R/W 0 23 R/W 0 15 R/W 0 7 R/W	Reset:         0x0000000           Property:         -           31         30           31         30           R/W         R/W           0         0           23         22           R/W         R/W           0         0           15         14           R/W         R/W           0         0           15         14           7         6           R/W         R/W	Reset:         0x0000000           Property:         -           31         30         29           31         30         29           R/W         R/W         R/W           0         0         0           23         22         21           R/W         R/W         R/W           0         0         0           15         14         13           R/W         R/W         R/W           0         0         0           7         6         5           R/W         R/W         R/W	Reset:       0x0000000         Property:       -         31       30       29       28         ADDR       ADDR         R/W       R/W       R/W       Q         0       0       0       0         23       22       21       20         23       22       21       20         R/W       R/W       R/W       ADDR         0       0       0       0         15       14       13       12         ADDR       R/W       R/W       ADDR         0       0       0       0         15       14       13       12         ADDR       R/W       R/W       ADDR         7       6       5       4         ADDR       R/W       R/W       ADDR         R/W       R/W       R/W       R/W	Reset:         0x0000000           Property:         -           31         30         29         28         27           ADDR[31:24]         ADDR[31:24]         ADDR[31:24]         ADDR[31:24]           R/W         R/W         R/W         R/W         Q           0         0         0         0         0           23         22         21         20         19           ADDR[23:16]         ADDR[23:16]         ADDR[23:16]         ADDR[30]           R/W         R/W         R/W         R/W         Q           0         0         0         0         0           15         14         13         12         11           ADDR[15:8]         R/W         R/W         R/W         Q           0         0         0         0         0         0           7         6         5         4         3         3           7         6         5         4         3           7         7         8         ADDR[7:0]         3	Reset:         0x00000000           Property:         -           31         30         29         28         27         26           ADDR[31:24]         ADDR[31:24]         - <td< td=""><td>Reset:         0x00000000           Property:         -           31         30         29         28         27         26         25           ADDR[31:24]         ADDR[31:24]         R/W         R/W         R/W         R/W         R/W           0         0         0         0         0         0         0         0           23         22         21         20         19         18         17           ADDR[23:16]         I         ADDR[23:16]         I         I         10         9           R/W         R/W         R/W         R/W         R/W         R/W         0         0         0           15         14         13         12         11         10         9           IS         14         13         12         11         10         9           IS         14         13         12         11         0         0         0           0         0         0         0         0         0         0         0         0         0         1           R/W         R/W         R/W         R/W         R/W         R/W</td></td<>	Reset:         0x00000000           Property:         -           31         30         29         28         27         26         25           ADDR[31:24]         ADDR[31:24]         R/W         R/W         R/W         R/W         R/W           0         0         0         0         0         0         0         0           23         22         21         20         19         18         17           ADDR[23:16]         I         ADDR[23:16]         I         I         10         9           R/W         R/W         R/W         R/W         R/W         R/W         0         0         0           15         14         13         12         11         10         9           IS         14         13         12         11         10         9           IS         14         13         12         11         0         0         0           0         0         0         0         0         0         0         0         0         0         1           R/W         R/W         R/W         R/W         R/W         R/W

#### Bits 31:0 – ADDR[31:0] Specific Address 1 Mask

Setting a bit to '1' masks the corresponding bit in the Specific Address 1 Bottom register (GMAC\_SAB1).

#### 38.8.62 GMAC Multicast Frames Received Register

GMAC\_MFR

Name:

	Offset: Reset: Property:	0x160 0x00000000 -							
Bit	31	30	29	28	27	26	25	24	
				MFRX[	[31:24]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
				MFRX[	[23:16]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
				MFRX	[15:8]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
				MFR)	<[7:0]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	

Bits 31:0 - MFRX[31:0] Multicast Frames Received without Error

This register counts the number of multicast frames successfully received without error, excluding pause frames, and is only incremented if the frame is successfully filtered and copied to memory.

## **USB High-Speed Interface (USBHS)**

#### 39.6.26 Device Endpoint Interrupt Enable Register (Isochronous Endpoints)

 Name:
 USBHS\_DEVEPTIERx (ISOENPT)

 Offset:
 0x01F0 + x\*0x04 [x=0..9]

 Reset:
 0

 Property:
 Read/Write

This register view is relevant only if EPTYPE = 0x1 in "Device Endpoint x Configuration Register".

For additional information, see "Device Endpoint x Mask Register (Isochronous Endpoints)".

This register always reads as zero.

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Clears the corresponding bit in USBHS\_DEVEPTIMRx.

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
						RSTDTS		EPDISHDMAS
Access								
Reset						0		0
Bit	15	14	13	12	11	10	9	8
		FIFOCONS	KILLBKS	NBUSYBKES		ERRORTRANS	DATAXES	MDATAES
						ES		
Access								
Reset		0	0	0		0	0	0
Bit	7	6	5	4	3	2	1	0
	SHORTPACKE	CRCERRES	OVERFES	HBISOFLUSHE	HBISOINERRE	UNDERFES	RXOUTES	TXINES
	TES			S	S			
Access								
Reset	0	0	0	0	0	0	0	0

Bit 18 – RSTDTS Reset Data Toggle Enable

Bit 16 - EPDISHDMAS Endpoint Interrupts Disable HDMA Request Enable

Bit 14 – FIFOCONS FIFO Control

Bit 13 - KILLBKS Kill IN Bank

Bit 12 – NBUSYBKES Number of Busy Banks Interrupt Enable

**Bit 10 – ERRORTRANSES** Transaction Error Interrupt Enable

# **USB High-Speed Interface (USBHS)**

#### 39.6.40 Host Address 2 Register

Name:	USBHS_HSTADDR2
Offset:	0x0428
Reset:	0x0000000
Property:	Read/Write

Bit	31	30	29	28	27	26	25	24
				l	HSTADDRP7[6:0	]		
Access								
Reset		0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				l	HSTADDRP6[6:0	]		
Access								
Reset		0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
					HSTADDRP5[6:0	]		
Access								
Reset		0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		HSTADDRP4[6:0]						
Access								
Reset		0	0	0	0	0	0	0

#### Bits 30:24 – HSTADDRP7[6:0] USB Host Address

This field contains the address of the Pipe7 of the USB device.

This field is cleared when a USB reset is requested.

#### Bits 22:16 - HSTADDRP6[6:0] USB Host Address

This field contains the address of the Pipe6 of the USB device.

This field is cleared when a USB reset is requested.

#### Bits 14:8 – HSTADDRP5[6:0] USB Host Address

This field contains the address of the Pipe5 of the USB device.

This field is cleared when a USB reset is requested.

#### Bits 6:0 - HSTADDRP4[6:0] USB Host Address

This field contains the address of the Pipe4 of the USB device.


This field is cleared when a USB reset is requested.

# Serial Peripheral Interface (SPI)

- One channel for the receiver
- One channel for the transmitter
- Register Write Protection


## 41.3 Block Diagram

Figure 41-1. Block Diagram




# 41.4 Application Block Diagram

Figure 41-2. Application Block Diagram: Single Master/Multiple Slave Implementation



## Serial Peripheral Interface (SPI)



# Figure 41-10. Chip Select Decoding Application Block Diagram: Single Master/Multiple Slave Implementation

External 1-of-n Decoder/Demultiplexer

#### 41.7.3.8 Peripheral Deselection without DMA

During a transfer of more than one unit of data on a chip select without the DMA, SPI\_TDR is loaded by the processor, the TDRE flag rises as soon as the content of SPI\_TDR is transferred into the internal shift register. When this flag is detected high, SPI\_TDR can be reloaded. If this reload by the processor occurs before the end of the current transfer and if the next transfer is performed on the same chip select as the current transfer, the chip select is not deasserted between the two transfers. But depending on the application software handling the SPI status register flags (by interrupt or polling method) or servicing other interrupts or other tasks, the processor may not reload SPI\_TDR in time to keep the chip select active (low). A null DLYBCT value (delay between consecutive transfers) in SPI\_CSR, gives even less time for the processor to reload SPI\_TDR. With some SPI slave peripherals, if the chip select line must remain active (low) during a full set of transfers, communication errors can occur.

To facilitate interfacing with such devices, the chip select registers [SPI\_CSR0...SPI\_CSR3] can be programmed with the Chip Select Active After Transfer (CSAAT) bit at 1. This allows the chip select lines to remain in their current state (low = active) until a transfer to another chip select is required. Even if SPI\_TDR is not reloaded, the chip select remains active. To deassert the chip select line at the end of the transfer, the Last Transfer (LASTXFER) bit in SPI\_CR must be set after writing the last data to transmit into SPI\_TDR.

#### 41.7.3.9 Peripheral Deselection with DMA

DMA provides faster reloads of SPI\_TDR compared to software. However, depending on the system activity, it is not guaranteed that SPI\_TDR is written with the next data before the end of the current transfer. Consequently, data can be lost by the deassertion of the NPCS line for SPI slave peripherals requiring the chip select line to remain active between two transfers. The only way to guarantee a safe transfer in this case is the use of the CSAAT and LASTXFER bits.

When the CSAAT bit is configured to 0, the NPCS does not rise in all cases between two transfers on the same peripheral. During a transfer on a chip select, the TDRE flag rises as soon as the content of SPI\_TDR is transferred into the internal shift register. When this flag is detected, SPI\_TDR can be reloaded. If this reload occurs before the end of the current transfer and if the next transfer is performed on the same chip select as the current transfer, the chip select is not deasserted between the two

# Serial Peripheral Interface (SPI)

#### Bit 1 – SPIDIS SPI Disable

All pins are set in Input mode after completion of the transmission in progress, if any.

If a transfer is in progress when SPIDIS is set, the SPI completes the transmission of the shifter register and does not start any new transfer, even if SPI\_THR is loaded.

If both SPIEN and SPIDIS are equal to one when SPI\_CR is written, the SPI is disabled.


Value	Description
0	No effect.
1	Disables the SPI.

#### Bit 0 - SPIEN SPI Enable

ſ	Value	Description
	0	No effect.
	1	Enables the SPI to transfer and receive data.

# Synchronous Serial Controller (SSC)

#### Figure 44-19. Interrupt Block Diagram



#### 44.8.10 Register Write Protection

To prevent any single software error from corrupting SSC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the SSC Write Protection Mode Register (SSC\_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the SSC Write Protection Status Register (SSC\_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the SSC\_WPSR.

The following registers can be write-protected:

- SSC Clock Mode Register
- SSC Receive Clock Mode Register
- SSC Receive Frame Mode Register
- SSC Transmit Clock Mode Register
- SSC Transmit Frame Mode Register
- SSC Receive Compare 0 Register
- SSC Receive Compare 1 Register

# SAM E70/S70/V70/V71 Family Universal Asynchronous Receiver Transmitter (UART)

#### 47.6.10 UART Comparison Register

	Name: Offset: Reset: Property:	UART_CMPR 0x24 0x00000000 Read/Write						
Bit	31	30	29	28	27	26	25	24
Access		-						
Reset								
Bit	23	22	21	20	19	18	17	16
				VAL2	2[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
		CMPPAR		CMPMODE				
Access		R/W		R/W				
Reset		0		0				
Bit	7	6	5	4	3	2	1	0
				VAL1	[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

#### Bits 23:16 - VAL2[7:0] Second Comparison Value for Received Character

Value	Description
0-255	The received character must be lower or equal to the value of VAL2 and higher or equal to
	VAL1 to set CMP flag in UART_SR. If asynchronous partial wake-up (SleepWalking) is
	enabled in PMC_SLPWK_ER, the UART requests a system wake-up if condition is met.

#### Bit 14 – CMPPAR Compare Parity

Value	Description
0	The parity is not checked and a bad parity cannot prevent from waking up the system.
1	The parity is checked and a matching condition on data can be cancelled by an error on parity bit, so no wake-up is performed.

#### Bit 12 – CMPMODE Comparison Mode

Value	Name	Description
0	FLAG_ONLY	Any character is received and comparison function drives CMP flag.
1	START_CONDITION	Comparison condition must be met to start reception.

#### Bits 7:0 – VAL1[7:0] First Comparison Value for Received Character

# Pulse Width Modulation Controller (PWM)

#### 51.7.47 PWM Channel Dead Time Update Register

Name:	PWM_DTUPDx
Offset:	0x021C + x*0x20 [x=03]
Reset:	0x0000000
Property:	Write-only

This register can only be written if bits WPSWS4 and WPHWS4 are cleared in the PWM Write Protection Status Register.

This register acts as a double buffer for the DTH and DTL values. This prevents an unexpected waveform when modifying the dead-time values.

Bit	31	30	29	28	27	26	25	24		
	DTLUPD[15:8]									
Access	W	W	W	W	W	W	W	W		
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
				DTLU	PD[7:0]					
Access	W	W	W	W	W	W	W	W		
Reset	0	0	0	0	0	0	0	-		
Bit	15	14	13	12	11	10	9	8		
				DTHUF	PD[15:8]					
Access	W	W	W	W	W	W	W	W		
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
	DTHUPD[7:0]									
Access	W	W	W	W	W	W	W	W		
Reset	0	0	0	0	0	0	0	-		

Only the first 12 bits (dead-time counter size) of fields DTHUPD and DTLUPD are significant.

#### Bits 31:16 – DTLUPD[15:0] Dead-Time Value Update for PWMLx Output

Defines the dead-time value for PWMLx output. This value must be defined between 0 and CDTY (PWM\_CDTYx). This value is applied only at the beginning of the next channel x PWM period.


#### Bits 15:0 – DTHUPD[15:0] Dead-Time Value Update for PWMHx Output

Defines the dead-time value for PWMHx output. This value must be defined between 0 and the value (CPRD – CDTY) (PWM\_CPRDx and PWM\_CDTYx). This value is applied only at the beginning of the next channel x PWM period.

# **Electrical Characteristics for SAM E70/S70**

Symbol	Parameter	Digital Code	Min	Тур	Max	Unit
		1110	-	3.28	-	
		1111	-	3.4	-	


## Figure 59-3. VDDIO Supply Monitor



#### Table 59-10. VDDIO Power-On Reset Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>T+</sub>	Threshold Voltage Rising	-	1.45	1.53	1.61	V
V <sub>T-</sub>	Threshold Voltage Falling	-	1.37	1.46	-	V
V <sub>hys</sub>	Hysteresis	-	40	80	130	mV
t <sub>RES</sub>	Reset Time-out Period	-	240	320	800	μs

#### Figure 59-4. VDDIO Power-On Reset Characteristics



## 59.3 Power Consumption

- Power consumption of the device depending on the different Low-Power modes (Backup, Wait, Sleep) and Active mode
- Power consumption on power supply in different modes: Backup, Wait, Sleep and Active
- Power consumption by peripheral:

# **Electrical Characteristics for SAM E70/S70**

Symbol	Parameter	Conditions	Min	Max	Unit
SPI <sub>15</sub>	NPCS hold after SPCK falling (slave)	3.3V domain	0	_	ns
		1.8V domain	0	_	ns

Timings are given for the 3.3V domain, with  $V_{DDIO}$  from 2.85V to 3.6V, maximum external capacitor = 40 pF.

## Table 59-57. SPI Timings

Symbol	Parameter	Conditions	Min	Max	Unit
SPI <sub>0</sub>	MISO Setup time before SPCK rises (master)	3.3V domain	12.4	_	ns
		1.7V domain	14.6	_	ns
SPI <sub>1</sub>	MISO Hold time after SPCK rises (master)	3.3V domain	0	_	ns
		1.7V domain	0	_	ns
SPI <sub>2</sub>	SPCK rising to MOSI Delay (master)	3.3V domain	-3.7	2.2	ns
		1.7V domain	-3.8	2.4	ns
SPI <sub>3</sub>	MISO Setup time before SPCK falls (master)	3.3V domain	12.6	-	ns
		1.7V domain	15.13	_	ns
SPI <sub>4</sub>	MISO Hold time after SPCK falls (master)	3.3V domain	0	-	ns
		1.7V domain 0 –		ns	
SPI5	SPCK falling to MOSI Delay (master)	3.3V domain	-3.6	2.0	ns
		1.7V domain	-3.3	2.8	ns
SPI <sub>6</sub>	SPCK falling to MISO Delay (slave)	3.3V domain	3.0	11.9	ns
		1.7V domain	3.5	13.9	ns
SPI7	MOSI Setup time before SPCK rises (slave)	3.3V domain	1.2	-	ns
		1.7V domain	1.5	_	ns
SPI <sub>8</sub>	MOSI Hold time after SPCK rises (slave)	3.3V domain	0.6	-	ns
		1.7 domain	0.8	_	ns
SPI <sub>9</sub>	SPCK rising to MISO Delay (slave)	3.3V domain	3.0	12.0	ns
		1.7V domain	3.4	13.7	ns
SPI <sub>10</sub>	MOSI Setup time before SPCK falls (slave)	3.3V domain	1.2	_	ns
		1.7V domain	1.5	_	ns
SPI <sub>11</sub>	MOSI Hold time after SPCK falls (slave)	3.3V domain	0.6	_	ns
		1.7V domain	0.8	_	ns
SPI <sub>12</sub>	NPCS setup to SPCK rising (slave)	3.3V domain	3.9	-	ns
		1.7V domain	4.4	_	ns