

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	300MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	114
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384K x 8
Voltage - Supply (Vcc/Vdd)	1.08V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsams70q20a-ant

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 11. Memories

# 11.1 Embedded Memories

# 11.1.1 Internal SRAM

SAM E70/S70/V70/V71 devices embed 384 Kbytes or 256 Kbytes of high-speed SRAM.

The SRAM is accessible over the system Cortex-M bus at address 0x2040 0000.

SAM E70/S70/V70/V71 devices embed a Multi-Port SRAM with four ports to optimize the bandwidth and latency. The priorities, defined in the Bus Matrix for each SRAM port slave are propagated, for each request, up to the SRAM slaves.

The Bus Matrix supports four priority levels: Normal, Bandwidth-sensitive, Latency-sensitive and Latencycritical in order to increase the overall processor performance while securing the high-priority latencycritical requests from the peripherals.

The SRAM controller manages interleaved addressing of SRAM blocks to minimize access latencies. It uses Bus Matrix priorities to give the priority to the most urgent request. The less urgent request is performed no later than the next cycle.

Two SRAM slave ports are dedicated to the Cortex-M7 while two ports are shared by the AHB masters.

# 11.1.2 Tightly Coupled Memory (TCM) Interface

SAM E70/S70/V70/V71 devices embed Tightly Coupled Memory (TCM) running at processor speed.

- ITCM is a single 64-bit interface, based at 0x0000 0000 (code region).
- DTCM is composed of dual 32-bit interfaces interleaved, based at 0x2000 0000 (data region).

ITCM and DTCM are enabled/disabled in the ITCMR and DTCMR registers in ARM SCB.

DTCM is enabled by default at reset. ITCM is disabled by default at reset.

There are four TCM configurations controlled by software. When enabled, ITCM is located at 0x0000 0000, overlapping ROM or Flash depending on the general-purpose NVM bit 1 (GPNVM). The configuration is done with GPNVM bits [8:7].

Table 11-1.	. TCM Configurations in Kby	tes
-------------	-----------------------------	-----

ІТСМ	DTCM	SRAM for 384K RAM-based	SRAM for 256K RAM-based	GPNVM Bits [8:7]
0	0	384	256	0
32	32	320	192	1
64	64	256	128	2
128	128	128	0	3

Accesses made to TCM regions when the relevant TCM is disabled and accesses made to the Code and SRAM region above the TCM size limit are performed on the AHB matrix, i.e., on internal Flash or on ROM depending on remap GPNVM bit.

Accesses made to the SRAM above the size limit will not generate aborts.

The Memory Protection Unit (MPU) can to be used to protect these areas.

# Enhanced Embedded Flash Controller (EEFC)

Symbol	Word Index	Description
FL_ID	0	Flash interface description
FL_SIZE	1	Flash size in bytes
FL_PAGE_SIZE	2	Page size in bytes
FL_NB_PLANE	3	Number of planes
FL_PLANE[0]	4	Number of bytes in the plane
FL_NB_LOCK	4 + FL_NB_PLANE	Number of lock bits. A bit is associated with a lock region. A lock bit is used to prevent write or erase operations in the lock region.
FL_LOCK[0]	4 + FL_NB_PLANE + 1	Number of bytes in the first lock region

## Table 22-2. Flash Descriptor Definition

#### 22.4.3.2 Write Commands

DMA write accesses must be 32-bit aligned. If a single byte is to be written in a 32-bit word, the rest of the word must be written with ones.

Several commands are used to program the Flash.

Only 0 values can be programmed using Flash technology; 1 is the erased value. In order to program words in a page, the page must first be erased. Commands are available to erase the full memory plane or a given number of pages. With the EWP and EWPL commands, a page erase is done automatically before a page programming.

After programming, the page (the entire lock region) can be locked to prevent miscellaneous write or erase sequences. The lock bit can be automatically set after page programming using WPL or EWPL commands.

Data to be programmed in the Flash must be written in an internal latch buffer before writing the programming command in EEFC\_FCR. Data can be written at their final destination address, as the latch buffer is mapped into the Flash memory address space and wraps around within this Flash address space.

Byte and half-word AHB accesses to the latch buffer are not allowed. Only 32-bit word accesses are supported.

32-bit words must be written continuously, in either ascending or descending order. Writing the latch buffer in a random order is not permitted. This prevents mapping a C-code structure to the latch buffer and accessing the data of the structure in any order. It is instead recommended to fill in a C-code structure in SRAM and copy it in the latch buffer in a continuous order.

Write operations in the latch buffer are performed with the number of wait states programmed for reading the Flash.

The latch buffer is automatically re-initialized, i.e., written with logical '1', after execution of each programming command.

The programming sequence is the following:

- 1. Write the data to be programmed in the latch buffer.
- 2. Write the programming command in EEFC\_FCR. This automatically clears the bit EEFC\_FSR.FRDY.

# 28. Real-time Timer (RTT)

# 28.1 Description

The Real-time Timer (RTT) is built around a 32-bit counter used to count roll-over events of the programmable 16-bit prescaler driven from the 32-kHz slow clock source. It generates a periodic interrupt and/or triggers an alarm on a programmed value.

The RTT can also be configured to be driven by the 1Hz RTC signal, thus taking advantage of a calibrated 1Hz clock.

The slow clock source can be fully disabled to reduce power consumption when only an elapsed seconds count is required.

# 28.2 Embedded Characteristics

- 32-bit Free-running Counter on prescaled slow clock or RTC calibrated 1Hz clock
- 16-bit Configurable Prescaler
- Interrupt on Alarm or Counter Increment

# 28.3 Block Diagram

## Figure 28-1. Real-time Timer Block Diagram



# 28.4 Functional Description

The programmable 16-bit prescaler value can be configured through the RTPRES field in the RTT Mode register (RTT\_MR).

# Static Memory Controller (SMC)

Figure 35-11. SMC\_MODE.READ\_MODE = 1: Data is sampled by SMC before the rising edge of NRD



# 35.9.2.2 Read is Controlled by NCS (SMC\_MODE.READ\_MODE = 0)

The following figure shows the typical read cycle of an LCD module. The read data is valid  $t_{PACC}$  after the falling edge of the NCS signal and remains valid until the rising edge of NCS. Data must be sampled when NCS is raised. In this case, the SMC\_MODE.READ\_MODE must be set to 0 (read is controlled by NCS): the SMC internally samples the data on the rising edge of Master Clock that generates the rising edge of NCS, whatever the programmed waveform of NRD may be.

# Figure 35-12. SMC\_MODE.READ\_MODE = 0: Data is Sampled by SMC Before the Rising Edge of NCS



## 35.9.3 Write Waveforms

The write protocol is similar to the read protocol. It is depicted in Figure 35-13. The write cycle starts with the address setting on the memory address bus.

## 35.9.3.1 NWE Waveforms

The NWE signal is characterized by a setup timing, a pulse width and a hold timing.

# 36. DMA Controller (XDMAC)

# 36.1 Description

The DMA Controller (XDMAC) is a AHB-protocol central direct memory access controller. It performs peripheral data transfer and memory move operations over one or two bus ports through the unidirectional communication channel. Each channel is fully programmable and provides both peripheral or memory-to-memory transfers. The channel features are configurable at implementation.

# 36.2 Embedded Characteristics

- 2 AHB Master Interfaces
- 24 DMA Channels
- 43 Hardware Requests
- 3.1 Kbytes Embedded FIFO
- Supports Peripheral-to-Memory, Memory-to-Peripheral, or Memory-to-Memory Transfer Operations
- Peripheral DMA Operation Runs on Bytes (8-bit), Half-Word (16-bit) and Word (32-bit)
- Memory DMA Operation Runs on Bytes (8 bit), Half-Word (16-bit) and Word (32 -bit)
- Supports Hardware and Software Initiated Transfers
- Supports Linked List Operations
- Supports Incrementing or Fixed Addressing Mode
- Supports Programmable Independent Data Striding for Source and Destination
- Supports Programmable Independent Microblock Striding for Source and Destination
- Configurable Priority Group and Arbitration Policy
- Programmable AHB Burst Length
- Configuration Interface Accessible through APB Interface
- XDMAC Architecture Includes Multiport FIFO
- Supports Multiple View Channel Descriptor
- Automatic Flush of Channel Trailing Bytes
- Automatic Coarse-Grain and Fine-Grain Clock Gating
- Hardware Acceleration of Memset Pattern

# DMA Controller (XDMAC)

# Bit 0 – CGDISREG Configuration Registers Clock Gating Disable

Value	Description
0	The automatic clock gating is enabled for the configuration registers.
1	The automatic clock gating is disabled for the configuration registers.

	Name: Offset: Reset: Property:	XDMAC_GIE 0x0C - Write-only						
Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
	IE23	IF22	IF21	IF20	IF19	IF18	IF17	IF16
Access			W	W	W	W	W	W
Reset	_	-	-	-	-	-	_	_
Bit	15	14	13	12	11	10	9	8
	IE15	IE14	IE13	IE12	IE11	IE10	IE9	IE8
Access	W	W	W	W	W	W	W	W
Reset	-	_	-	-	-	-	_	-
Bit	7	6	5	4	3	2	1	0
	IE7	IE6	IE5	IE4	IE3	IE2	IE1	IE0
Access	W	W	W	W	W	W	W	W
Reset	_	_	_	-	_	_	_	_

# 36.9.4 XDMAC Global Interrupt Enable Register

Bits 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 – IE XDMAC Channel x Interrupt Enable

Value	Description
0	This bit has no effect. The Channel x Interrupt Mask bit (XDMAC_GIM.IMx) is not modified.
1	The corresponding mask bit is set. The XDMAC Channel x Interrupt Status register
	(XDMAC_GIS) can generate an interrupt.

Image Sensor Interface (ISI)

#### Bit 17 – CXFR\_DONE Codec DMA Transfer Done Interrupt Enable

Value	Description
0	No effect.
1	Enables the corresponding interrupt.

## Bit 16 – PXFR\_DONE Preview DMA Transfer Done Interrupt Enable

Value	Description
0	No effect.
1	Enables the corresponding interrupt.

## **Bit 10 – VSYNC** Vertical Synchronization Interrupt Enable

Value	Description
0	No effect.
1	Enables the corresponding interrupt.

# **Bit 2 – SRST** Software Reset Interrupt Enable

Value	Description
0	No effect.
1	Enables the corresponding interrupt.

#### **Bit 1 – DIS\_DONE** Disable Done Interrupt Enable

Value	Description
0	No effect.
1	Enables the corresponding interrupt.

can recognize the broadcast address *all-'1'* (0xFFFFFFFFFFF) and copy all frames. The MAC can also reject all frames that are not VLAN tagged, and recognize Wake on LAN events.

The MAC Receive Block supports offloading of IP, TCP and UDP checksum calculations (both IPv4 and IPv6 packet types supported), and can automatically discard bad checksum frames.

# 38.6.2 IEEE 1588 Time Stamp Unit

The IEEE 1588 time stamp unit (TSU) is implemented as a 94-bit timer.

- The 48 upper bits [93:46] of the timer count seconds and are accessible in the GMAC 1588 Timer Seconds High Register" (GMAC\_TSH) and GMAC 1588 Timer Seconds Low Register (GMAC\_TSL).
- The 30 lower bits [45:16] of the timer count nanoseconds and are accessible in the GMAC 1588 Timer Nanoseconds Register (GMAC\_TN).
- The lowest 16 bits [15:0] of the timer count sub-nanoseconds.

The 46 lower bits roll over when they have counted to 1s. The timer increments by a programmable period (to approximately 15.2fs resolution) with each MCK period and can also be adjusted in 1ns resolution (incremented or decremented) through APB register accesses.

## 38.6.3 AHB Direct Memory Access Interface

The GMAC DMA controller is connected to the MAC FIFO interface and provides a scatter-gather type capability for packet data storage.

The DMA implements packet buffering where dual-port memories are used to buffer multiple frames.

#### 38.6.3.1 Packet Buffer DMA

- Easier to guarantee maximum line rate due to the ability to store multiple frames in the packet buffer, where the number of frames is limited by the amount of packet buffer memory and Ethernet frame size
- Full store and forward, or partial store and forward programmable options (partial store will cater for shorter latency requirements)
- Support for Transmit TCP/IP checksum offload
- Support for priority queuing
- When a collision on the line occurs during transmission, the packet will be automatically replayed directly from the packet buffer memory rather than having to re-fetch through the AHB (full store and forward ONLY)
- Received erroneous packets are automatically dropped before any of the packet is presented to the AHB (full store and forward ONLY), thus reducing AHB activity
- Supports manual RX packet flush capabilities
- Optional RX packet flush when there is lack of AHB resource

## 38.6.3.2 Partial Store and Forward Using Packet Buffer DMA

The DMA uses SRAM-based packet buffers, and can be programmed into a low latency mode, known as Partial Store and Forward. This mode allows for a reduced latency as the full packet is not buffered before forwarding.

**Note:** This option is only available when the device is configured for full duplex operation.

This feature is enabled via the programmable TX and RX Partial Store and Forward registers (GMAC\_TPSF and GMAC\_RPSF). When the transmit Partial Store and Forward mode is activated, the transmitter will only begin to forward the packet to the MAC when there is enough packet data stored in the packet buffer. Likewise, when the receive Partial Store and Forward mode is activated, the receiver

#### 38.8.26 GMAC IPG Stretch Register

	Name: Offset: Reset: Property:	GMAC_IPGS 0x0BC 0x00000000 -						
Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access					•	•	•	•
Reset								
Bit	15	14	13	12	11	10	9	8
				FL[′	15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				FL[	7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

# Bits 15:0 - FL[15:0] Frame Length

Bits FL[7:0] are multiplied with the previously transmitted frame length (including preamble), and divided by FL[15:8]+1 (adding 1 to prevent division by zero). RESULT =  $\frac{FL[7:0]}{F[15+8]+1}$ 

If RESULT > 96 and the IP Stretch Enable bit in the Network Configuration Register (GMAC\_NCFGR.IPGSEN) is written to '1', RESULT is used for the transmit inter-packet-gap.

### 38.8.62 GMAC Multicast Frames Received Register

GMAC\_MFR

Name:

	Offset: Reset: Property:	0x160 0x00000000 -							
Bit	31	30	29	28	27	26	25	24	
				MFRX	[31:24]				]
Access	R	R	R	R	R	R	R	R	-
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
				MFRX	[23:16]				
Access	R	R	R	R	R	R	R	R	-
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
				MFRX	([15:8]				]
Access	R	R	R	R	R	R	R	R	-
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
				MFR	X[7:0]				]
Access	R	R	R	R	R	R	R	R	-
Reset	0	0	0	0	0	0	0	0	

Bits 31:0 - MFRX[31:0] Multicast Frames Received without Error

This register counts the number of multicast frames successfully received without error, excluding pause frames, and is only incremented if the frame is successfully filtered and copied to memory.

# USB High-Speed Interface (USBHS)

Offset	Name	Bit Pos.									
		7:0	SHORTPACK	RXSTALLDI	OVERFI	NAKEDI	PERRI	UNDERFI	тхоиті	RXINI	
0x0544	USBHS_HSTPIPIS	15.8	CURRE	BK[1:0]	NBUSY				DTSE	O[1·0]	
0,0044	R5 (INTPIPES)	23.16	CONN					CEGOK	DIGE	α[1.0] R\//Δ[]	
		31.24					PBYCT[10:4]				
		01.24	SHORTPACK								
	USBHS HSTPIPIS	7:0	ETI	CRCERRI	OVERFI	NAKEDI	PERRI	UNDERFI	TXOUTI	RXINI	
0x0544	R5 (ISOPIPES)	15:8	CURR	BK[1:0]	NBUSY	BK[1:0]			DTSE	Q[1:0]	
		23:16		PBYC	T[3:0]			CFGOK		RWALL	
		31:24					PBYCT[10:4]				
		7:0	SHORTPACK ETI	RXSTALLDI	OVERFI	NAKEDI	PERRI	TXSTPI	TXOUTI	RXINI	
0x0548	USBHS_HSTPIPIS	15:8	CURR	BK[1:0]	NBUSY	BK[1:0]			DTSE	Q[1:0]	
	Ко	23:16		PBYC	T[3:0]			CFGOK		RWALL	
		31:24					PBYCT[10:4]				
		7:0	SHORTPACK ETI	RXSTALLDI	OVERFI	NAKEDI	PERRI	UNDERFI	ΤΧΟυΤΙ	RXINI	
0x0548	USBHS_HSTPIPIS	15:8	CURR	BK[1:0]	NBUSY	BK[1:0]			DTSE	Q[1:0]	
	R6 (INTPIPES)	23:16	PBYCT[3:0]				CFGOK		RWALL		
		31:24			PBY						
		7:0	SHORTPACK ETI	CRCERRI	OVERFI	NAKEDI	PERRI	UNDERFI			
0x0548	0x0548 USBHS_HSTPIPIS R6 (ISOPIPES)	15:8	CURRI	BK[1:0]	NBUSY	BK[1:0]			DTSEQ[1:0]		
		23:16	PBYCT[3:0]					CFGOK		RWALL	
		31:24					PBYCT[10:4]				
		7:0	SHORTPACK ETI	RXSTALLDI	OVERFI	NAKEDI	PERRI	TXSTPI	ΤΧΟυΤΙ	RXINI	
0x054C	USBHS_HSTPIPIS	15:8	CURR	BK[1:0]	<[1:0] NBUSYBK[1:0]				DTSE	Q[1:0]	
	R7	23:16		PBYCT[3:0]				CFGOK		RWALL	
		31:24					PBYCT[10:4]				
		7:0	SHORTPACK ETI	RXSTALLDI	OVERFI	NAKEDI	PERRI	UNDERFI	TXOUTI	RXINI	
0x054C	USBHS_HSTPIPIS	15:8	CURRI	BK[1:0]	NBUSY	BK[1:0]			DTSE	Q[1:0]	
	R7 (INTPIPES)	23:16		PBYC	T[3:0]			CFGOK		RWALL	
		31:24					PBYCT[10:4]				
		7:0	SHORTPACK ETI	CRCERRI	OVERFI	NAKEDI	PERRI	UNDERFI	ΤΧΟυτι	RXINI	
0x054C	USBHS_HSTPIPIS	15:8	CURRI	BK[1:0]	NBUSY	BK[1:0]			DTSE	Q[1:0]	
	R7 (ISOPIPES)	23:16		PBYC	T[3:0]	-		CFGOK		RWALL	
		31:24					PBYCT[10:4]				
		7:0	SHORTPACK ETI	RXSTALLDI	OVERFI	NAKEDI	PERRI	TXSTPI	ΤΧΟυΤΙ	RXINI	
0x0550	USBHS_HSTPIPIS	15:8	CURRI	BK[1:0]	NBUSY	BK[1:0]			DTSE	Q[1:0]	
	R8	23:16		PBYC	T[3:0]			CFGOK		RWALL	
		31:24					PBYCT[10:4]				
L											

# **Two-wire Interface (TWIHS)**



Figure 43-27. TWIHS Read Operation with Multiple Data Bytes + Write with Alternative Command Mode with PEC

#### 43.6.4 Multimaster Mode

#### 43.6.4.1 Definition

In Multimaster mode, more than one master may handle the bus at the same time without data corruption by using arbitration.

# Inter-IC Sound Controller (I2SC)

Value	Description
0	This bit is cleared when data is written to I2SC_THR.
1	This bit is set when I2SC_THR is empty and can be written with new data to be transmitted.

## Bit 4 – TXEN Transmitter Enabled

Value	Description
0	This bit is cleared when the transmitter is disabled, following a I2SC_CR.TXDIS or
	I2SC_CR.SWRST request.
1	This bit is set when the transmitter is enabled, following a I2SC_CR.TXEN request.

## Bit 2 – RXOR Receive Overrun

Value	Description
0	This bit is cleared when the corresponding bit in I2SC_SCR is written to '1'.
1	This bit is set when an overrun error occurs on I2SC_RHR or when the corresponding bit in
	I2SC_SSR is written to '1'.

#### Bit 1 – RXRDY Receive Ready

Value	Description
0	This bit is cleared when I2SC_RHR is read.
1	This bit is set when received data is present in I2SC_RHR.

# Bit 0 – RXEN Receiver Enabled

Value	Description
0	This bit is cleared when the receiver is disabled, following a RXDIS or SWRST request in I2SC_CR.
1	This bit is set when the receiver is enabled, following a RXEN request in I2SC CR.

# SAM E70/S70/V70/V71 Family Universal Synchronous Asynchronous Receiver Transc...

# 46.7 Register Summary

Offset	Name	Bit Pos.											
		7:0	TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX					
0×00		15:8	RETTO	RSTNACK	RSTIT	SENDA	STTTO	STPBRK	STTBRK	RSTSTA			
0,00	03_CK	23:16			LINWKUP	LINABT	RTSDIS	RTSEN	DTRDIS	DTREN			
		31:24											
		7:0	TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX					
0×00	US_CR	15:8								RSTSTA			
0x00	(SPI_MODE)	23:16					RCS	FCS					
		31:24											
		7:0	CHR	L[1:0]	USCL	KS[1:0]		USART_N	MODE[3:0]				
0×04		15:8	CHMO	DE[1:0]	NBST	OP[1:0]		PAR[2:0]		SYNC			
0X04	05_101K	23:16	INVDATA	VAR_SYNC	DSNACK	INACK	OVER	CLKO	MODE9	MSBF			
		31:24	ONEBIT	MODSYNC	MAN	FILTER		MA	X_ITERATION[	[2:0]			
		7:0	CHR	L[1:0]	USCL	KS[1:0]		USART_N	RT_MODE[3:0]				
0×04	US_MR	15:8								CPHA			
0X04	(SPI_MODE)	23:16				WRDBT		CLKO		CPOL			
		31:24											
		7:0	PARE	FRAME	OVRE			RXBRK	TXRDY	RXRDY			
0×08		15:8			NACK			ITER	TXEMPTY	TIMEOUT			
0x08		23:16				MANE	CTSIC	DCDIC	RXSTTBRKRSTSTARXSTTBRKRSTSTAINDTRDISDTRENRXIRSTSTARXIRSTSTASIRSTSTASIIRXIISIIRXIISIISIISIISIISIISIISIISIISIISIISIIART_MODE[3:0]IART_MODE[3:0]IART_MODE[3:0]IART_MOTE[3:0]IRTXRDYRISIIISII	RIIC			
		31:24											
		7:0			OVRE				TXRDY	RXRDY			
0.00	US_IER	15:8						UNRE	TXEMPTY				
0,00	(SPI_MODE)	23:16					NSSE						
		31:24											
		7:0	PARE	FRAME	OVRE				TXRDY	RXRDY			
0×08	US_IER (LIN_MODE)	15:8	LINTC	LINID	LINBK				TXEMPTY	TIMEOUT			
0,00		23:16											
		31:24	LINHTE	LINSTE	LINSNRE	LINCE	LINIPE	LINISFE	LINBE				
		7:0	LCRCE	LSFE	OVRE				TXRDY	RXRDY			
0x08	US_IER	15:8						UNRE	TXEMPTY				
0,00	(LON_MODE)	23:16											
		31:24				LBLOVFE	LRXD	LFET	LCOL	LTXD			
		7:0	PARE	FRAME	OVRE			RXBRK	TXRDY	RXRDY			
0x0C		15:8			NACK			ITER	TXEMPTY	TIMEOUT			
0,000	00_101	23:16					CTSIC	DCDIC	DSRIC	RIIC			
		31:24								MANE			
		7:0			OVRE				TXRDY	RXRDY			
0x0C	US_IDR	15:8						UNRE	TXEMPTY				
0,00	(SPI_MODE)	23:16					NSSE						
		31:24											
		7:0	PARE	FRAME	OVRE				TXRDY	RXRDY			
0x0C		15:8	LINTC	LINID	LINBK				TXEMPTY	TIMEOUT			
		23:16											

# Universal Synchronous Asynchronous Receiver Transc...

Value	Description
0	No LIN break has been sent since the last RSTSTA.
1	At least one LIN break has been sent since the last RSTSTA
0	No LIN break has received sent since the last RSTSTA.
1	At least one LIN break has been received since the last RSTSTA.

## **Bit 9 – TXEMPTY** Transmitter Empty (cleared by writing US\_THR)

Value	Description
0	There are characters in either US_THR or the Transmit Shift Register, or the transmitter is
	disabled.
1	There are no characters in US_THR, nor in the Transmit Shift Register.

# **Bit 8 – TIMEOUT** Receiver Timeout (cleared by writing a one to bit US\_CR.RSTSTA)

Value	Description
0	There has not been a timeout since the last start timeout command (STTTO in US_CR) or
	the Timeout Register is 0.
1	There has been a timeout since the last start timeout command (STTTO in US_CR).

## Bit 7 – PARE Parity Error (cleared by writing a one to bit US\_CR.RSTSTA)

Value	Description
0	No parity error has been detected since the last RSTSTA.
1	At least one parity error has been detected since the last RSTSTA.

## **Bit 6 – FRAME** Framing Error (cleared by writing a one to bit US\_CR.RSTSTA)

Value	Description
0	No stop bit has been detected low since the last RSTSTA.
1	At least one stop bit has been detected low since the last RSTSTA.

## Bit 5 – OVRE Overrun Error (cleared by writing a one to bit US\_CR.RSTSTA)

Value	Description
0	No overrun error has occurred since the last RSTSTA.
1	At least one overrun error has occurred since the last RSTSTA.

## **Bit 1 – TXRDY** Transmitter Ready (cleared by writing US\_THR)

Value	Description
0	A character is in the US_THR waiting to be transferred to the Transmit Shift Register or the
	transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1.
1	There is no character in the US_THR.

# **Bit 0 – RXRDY** Receiver Ready (cleared by reading US\_THR)

Value	Description
0	No complete character has been received since the last read of US_RHR or the receiver is
	disabled. If characters were being received when the receiver was disabled, RXRDY
	changes to 1 when the receiver is enabled.
1	At least one complete character has been received and US_RHR has not yet been read.

# Pulse Width Modulation Controller (PWM)

	Name: Offset: Reset: Property:	PWM_OOV 0x44 0x00000000 Read/Write						
Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
					OOVL3	OOVL2	OOVL1	OOVL0
Access		-			R/W	R/W	R/W	R/W
Reset					0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
Rit	7	6	5	4	3	2	1	0
Dit	<i>I</i>	Ū	5	+			, ОО/Н1	
Access					R/M	R/M/	B/W	RW
Poset					0	0	0	0
Reset					U	0	0	U

## 51.7.18 PWM Output Override Value Register

Bits 16, 17, 18, 19 – OOVLx Output Override Value for PWML output of the channel x

Value	Description
0	Override value is 0 for PWML output of channel x.
1	Override value is 1 for PWML output of channel x.

Bits 0, 1, 2, 3 – OOVHx Output Override Value for PWMH output of the channel x

Value	Description
0	Override value is 0 for PWMH output of channel x.
1	Override value is 1 for PWMH output of channel x.

# Pulse Width Modulation Controller (PWM)

#### 51.7.48 PWM Channel Mode Update Register

 Name:
 PWM\_CMUPDx

 Offset:
 0x0400 + x\*0x20 [x=0..3]

 Reset:

 Property:
 Write-only

This register can only be written if bits WPSWS2 and WPHWS2 are cleared in the PWM Write Protection Status Register.

This register acts as a double buffer for the CPOL value. This prevents an unexpected waveform when modifying the polarity value.

Bit	31	30	29	28	27	26	25	24
Access					-			
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
			CPOLINVUP				CPOLUP	
Access		•	W				W	
Reset			_				_	
Bit	7	6	5	4	3	2	1	0
Access								
Reset								

Bit 13 – CPOLINVUP Channel Polarity Inversion Update

If this bit is written at '1', the write of the bit CPOLUP is not taken into account.

Value	Description
0	No effect.
1	The OCx output waveform (output from the comparator) is inverted.

#### **Bit 9 – CPOLUP** Channel Polarity Update

The write of this bit is taken into account only if the bit CPOLINVUP is written at '0' at the same time.

Value	Description
0	The OCx output waveform (output from the comparator) starts at a low level.
1	The OCx output waveform (output from the comparator) starts at a high level.

# 52.4 Signal Description

 Table 52-1. AFEC Signal Description

Pin Name	Description
VREFP	Reference voltage
VREFN	Reference voltage
AFE_AD0—AFE_AD11 <sup>(1)</sup>	Analog input channels
AFE_ADTRG	External trigger

# Note:

1. AFE\_AD11 is not an actual pin but is connected to a temperature sensor.

# 52.5 Product Dependencies

## 52.5.1 I/O Lines

The digital input AFE\_ADTRG is multiplexed with digital functions on the I/O line and the selection of AFE\_ADTRG is made using the PIO Controller.

The analog inputs AFE\_ADx are multiplexed with digital functions on the I/O lines. AFE\_ADx inputs are selected as inputs of the AFEC when writing a one in the corresponding CHx bit of AFEC\_CHER and the digital functions are not selected.

## 52.5.2 Power Management

The AFEC is not continuously clocked. The programmer must first enable the AFEC peripheral clock in the Power Management Controller (PMC) before using the AFEC. However, if the application does not require AFEC operations, the peripheral clock can be stopped when not needed and restarted when necessary.

When the AFEC is in Sleep mode, the peripheral clock must always be enabled.

## 52.5.3 Interrupt Sources

The AFEC interrupt line is connected on one of the internal sources of the Interrupt Controller. Using the AFEC interrupt requires the interrupt controller to be programmed first.

## 52.5.4 Temperature Sensor

The temperature sensor is connected to Channel 11 of the AFEC.

The temperature sensor provides an output voltage  $V_T$  that is proportional to the absolute temperature (PTAT).

# 52.5.5 Timer Triggers

Timer Counters may or may not be used as hardware triggers depending on user requirements. Thus, some or all of the timer counters may be unconnected.

# 52.5.6 PWM Event Lines

PWM event lines may or may not be used as hardware triggers, depending on user requirements.

# Electrical Characteristics for SAM ...



# Figure 58-34. SSC Transmitter, TK in Input and TF in Output





#### Figure 58-36. SSC Transmitter, TK and TF in Input



# Figure 58-37. SSC Receiver RK and RF in Input



© 2018 Microchip Technology Inc.