



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | -   |
| Number of I/O                  | 77  |
| Number of Gates                | 30000   |
| Voltage - Supply               | 1.425V ~ 1.575V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 100-TQFP  |
| Supplier Device Package        | 100-VQFP (14x14)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a3pn030-zvq100i">https://www.e-xfl.com/product-detail/microchip-technology/a3pn030-zvq100i</a> |

## Global Resource Support in Flash-Based Devices

The flash FPGAs listed in Table 3-1 support the global resources and the functions described in this document.

**Table 3-1 • Flash-Based FPGAs**

| Series   | Family*              | Description   |
|----------|----------------------|---|
| IGLOO    | IGLOO                | Ultra-low power 1.2 V to 1.5 V FPGAs with Flash*Freeze technology   |
|          | IGLOOe               | Higher density IGLOO FPGAs with six PLLs and additional I/O standards   |
|          | IGLOO PLUS           | IGLOO FPGAs with enhanced I/O capabilities  |
|          | IGLOO nano           | The industry's lowest-power, smallest-size solution   |
| ProASIC3 | ProASIC3             | Low power, high-performance 1.5 V FPGAs   |
|          | ProASIC3E            | Higher density ProASIC3 FPGAs with six PLLs and additional I/O standards  |
|          | ProASIC3 nano        | Lowest-cost solution with enhanced I/O capabilities   |
|          | ProASIC3L            | ProASIC3 FPGAs supporting 1.2 V to 1.5 V with Flash*Freeze technology   |
|          | RT ProASIC3          | Radiation-tolerant RT3PE600L and RT3PE3000L   |
|          | Military ProASIC3/EL | Military temperature A3PE600L, A3P1000, and A3PE3000L   |
|          | Automotive ProASIC3  | ProASIC3 FPGAs qualified for automotive applications  |
| Fusion   | Fusion               | Mixed signal FPGA integrating ProASIC3 FPGA fabric, programmable analog block, support for ARM® Cortex™-M1 soft processors, and flash memory into a monolithic device |

*Note:* \*The device names link to the appropriate datasheet, including product brief, DC and switching characteristics, and packaging information.

### **IGLOO Terminology**

In documentation, the terms IGLOO series and IGLOO devices refer to all of the IGLOO products as listed in Table 3-1. Where the information applies to only one product line or limited devices, these exclusions will be explicitly stated.


### **ProASIC3 Terminology**

In documentation, the terms ProASIC3 series and ProASIC3 devices refer to all of the ProASIC3 devices as listed in Table 3-1. Where the information applies to only one product line or limited devices, these exclusions will be explicitly stated.

To further understand the differences between the IGLOO and ProASIC3 devices, refer to the *Industry's Lowest Power FPGAs Portfolio*.

## External I/O or Local signal as Clock Source

External I/O refers to regular I/O pins are labeled with the I/O convention IOuxwByVz. You can allow the external I/O or internal signal to access the global. To allow the external I/O or internal signal to access the global network, you need to instantiate the CLKINT macro. Refer to Figure 3-4 on page 35 for an example illustration of the connections. Instead of using CLKINT, you can also use PDC to promote signals from external I/O or internal signal to the global network. However, it may cause layout issues because of synthesis logic replication. Refer to the "Global Promotion and Demotion Using PDC" section on page 51 for details.



**Figure 3-14 • CLKINT Macro**

## Using Global Macros in Synplicity

The Synplify® synthesis tool automatically inserts global buffers for nets with high fanout during synthesis. By default, Synplicity® puts six global macros (CLKBUF or CLKINT) in the netlist, including any global instantiation or PLL macro. Synplify always honors your global macro instantiation. If you have a PLL (only primary output is used) in the design, Synplify adds five more global buffers in the netlist. Synplify uses the following global counting rule to add global macros in the netlist:

1. CLKBUF: 1 global buffer
2. CLKINT: 1 global buffer
3. CLKDLY: 1 global buffer
4. PLL: 1 to 3 global buffers
  - GLA, GLB, GLC, YB, and YC are counted as 1 buffer.
  - GLB or YB is used or both are counted as 1 buffer.
  - GLC or YC is used or both are counted as 1 buffer.

## Using Spines of Occupied Global Networks

When a signal is assigned to a global network, the flash switches are programmed to set the MUX select lines (explained in the "Clock Aggregation Architecture" section on page 45) to drive the spines of that network with the global net. However, if the global net is restricted from reaching into the scope of a spine, the MUX drivers of that spine are available for other high-fanout or critical signals (Figure 3-20).

For example, if you want to limit the CLK1\_c signal to the left half of the chip and want to use the right side of the same global network for CLK2\_c, you can add the following PDC commands:

```
define_region -name region1 -type inclusive 0 0 34 29  
assign_net_macros region1 CLK1_c  
assign_local_clock -net CLK2_c -type chip B2
```

---

---

**Figure 3-20 • Design Example Using Spines of Occupied Global Networks**

## Conclusion

IGLOO, Fusion, and ProASIC3 devices contain 18 global networks: 6 chip global networks and 12 quadrant global networks. These global networks can be segmented into local low-skew networks called spines. The spines provide low-skew networks for the high-fanout signals of a design. These allow you up to 252 different internal/external clocks in an A3PE3000 device. This document describes the architecture for the global network, plus guidelines and methodologies in assigning signals to globals and spines.

## Related Documents

### User's Guides

*IGLOO, ProASIC3, SmartFusion, and Fusion Macro Library Guide*  
[http://www.microsemi.com/soc/documents/pa3\\_libguide\\_ug.pdf](http://www.microsemi.com/soc/documents/pa3_libguide_ug.pdf)



## Available I/O Standards

**Table 4-4 • Available I/O Standards within CLKBUF and CLKBUF\_LVDS/LVPECL Macros**

|                                |
|--------------------------------|
| CLKBUF_LVCMOS5                 |
| CLKBUF_LVCMOS33 <sup>1</sup>   |
| CLKBUF_LVCMOS25 <sup>2</sup>   |
| CLKBUF_LVCMOS18                |
| CLKBUF_LVCMOS15                |
| CLKBUF_PCI                     |
| CLKBUF_PCIX <sup>3</sup>       |
| CLKBUF_GTL25 <sup>2,3</sup>    |
| CLKBUF_GTL33 <sup>2,3</sup>    |
| CLKBUF_GTLP25 <sup>2,3</sup>   |
| CLKBUF_GTLP33 <sup>2,3</sup>   |
| CLKBUF_HSTL_I <sup>2,3</sup>   |
| CLKBUF_HSTL_II <sup>2,3</sup>  |
| CLKBUF_SSTL3_I <sup>2,3</sup>  |
| CLKBUF_SSTL3_II <sup>2,3</sup> |
| CLKBUF_SSTL2_I <sup>2,3</sup>  |
| CLKBUF_SSTL2_II <sup>2,3</sup> |
| CLKBUF_LVDS <sup>4,5</sup>     |
| CLKBUF_LVPECL <sup>5</sup>     |

Notes:

1. By default, the CLKBUF macro uses 3.3 V LVTTTL I/O technology. For more details, refer to the IGLOO, ProASIC3, SmartFusion, and Fusion Macro Library Guide.
2. I/O standards only supported in ProASIC3E and IGLOOe families.
3. I/O standards only supported in the following Fusion devices: AFS600 and AFS1500.
4. B-LVDS and M-LVDS standards are supported by CLKBUF\_LVDS.
5. Not supported for IGLOO nano and ProASIC3 nano devices.

## Global Synthesis Constraints

The Synplify® synthesis tool, by default, allows six clocks in a design for Fusion, IGLOO, and ProASIC3. When more than six clocks are needed in the design, a user synthesis constraint attribute, `syn_global_buffers`, can be used to control the maximum number of clocks (up to 18) that can be inferred by the synthesis engine.

High-fanout nets will be inferred with clock buffers and/or internal clock buffers. If the design consists of CCC global buffers, they are included in the count of clocks in the design.

The subsections below discuss the clock input source (global buffers with no programmable delays) and the clock conditioning functional block (global buffers with programmable delays and/or PLL function) in detail.

This section outlines the following device information: CCC features, PLL core specifications, functional descriptions, software configuration information, detailed usage information, recommended board-level considerations, and other considerations concerning global networks in low power flash devices.

## Clock Conditioning Circuits with Integrated PLLs

Each of the CCCs with integrated PLLs includes the following:

- 1 PLL core, which consists of a phase detector, a low-pass filter, and a four-phase voltage-controlled oscillator
- 3 global multiplexer blocks that steer signals from the global pads and the PLL core onto the global networks
- 6 programmable delays and 1 fixed delay for time advance/delay adjustments
- 5 programmable frequency divider blocks to provide frequency synthesis (automatically configured by the SmartGen macro builder tool)


## Clock Conditioning Circuits without Integrated PLLs

There are two types of simplified CCCs without integrated PLLs in low power flash devices.

1. The simplified CCC with programmable delays, which is composed of the following:
  - 3 global multiplexer blocks that steer signals from the global pads and the programmable delay elements onto the global networks
  - 3 programmable delay elements to provide time delay adjustments
2. The simplified CCC (referred to as CCC-GL) without programmable delay elements, which is composed of the following:
  - A global multiplexer block that steer signals from the global pads onto the global networks

## CCC Locations

CCCs located in the middle of the east and west sides of the device access the three VersaNet global networks on each side (six total networks), while the four CCCs located in the four corners access three quadrant global networks (twelve total networks). See Figure 4-13.



**Figure 4-13 • Global Network Architecture for 60 k Gate Devices and Above**

The following explains the locations of the CCCs in IGLOO and ProASIC3 devices:

In Figure 4-15 on page 82 through Figure 4-16 on page 82, CCCs with integrated PLLs are indicated in red, and simplified CCCs are indicated in yellow. There is a letter associated with each location of the CCC, in clockwise order. The upper left corner CCC is named "A," the upper right is named "B," and so on. These names finish up at the middle left with letter "F."

Table 4-9 to Table 4-15 on page 94 provide descriptions of the configuration data for the configuration bits.

**Table 4-9 • Input Clock Divider, FINDIV[6:0] (/n)**

| FINDIV<6:0> State | Divisor | New Frequency Factor |
|-------------------|---------|----------------------|
| 0                 | 1       | 1.00000              |
| 1                 | 2       | 0.50000              |
| ⋮                 | ⋮       | ⋮                    |
| 127               | 128     | 0.0078125            |

**Table 4-10 • Feedback Clock Divider, FBDIV[6:0] (/m)**

| FBDIV<6:0> State | Divisor | New Frequency Factor |
|------------------|---------|----------------------|
| 0                | 1       | 1                    |
| 1                | 2       | 2                    |
| ⋮                | ⋮       | ⋮                    |
| 127              | 128     | 128                  |

**Table 4-11 • Output Frequency Dividers**

**A** Output Divider, OADIV <4:0> (/u);

**B** Output Divider, OBDIV <4:0> (/v);

**C** Output Divider, OCDIV <4:0> (/w)

| OADIV<4:0>; OBDIV<4:0>;<br>CDIV<4:0> State | Divisor | New Frequency Factor |
|--|---------|----------------------|
| 0  | 1       | 1.00000              |
| 1  | 2       | 0.50000              |
| ⋮  | ⋮       | ⋮                    |
| 31   | 32      | 0.03125              |

**Table 4-12 • MUXA, MUXB, MUXC**

| OAMUX<2:0>; OBMUX<2:0>; OCMUX<2:0> State | MUX Input Selected   |
|--|--|
| 0  | None. Six-input MUX and PLL are bypassed. Clock passes only through global MUX and goes directly into HC ribs. |
| 1  | Not available  |
| 2  | PLL feedback delay line output   |
| 3  | Not used   |
| 4  | PLL VCO 0° phase shift   |
| 5  | PLL VCO 270° phase shift   |
| 6  | PLL VCO 180° phase shift   |
| 7  | PLL VCO 90° phase shift  |

---

**Figure 4-31 • Static Timing Analysis Using SmartTime**

**Place-and-Route Stage Considerations**

Several considerations must be noted to properly place the CCC macros for layout.

For CCCs with clock inputs configured with the Hardwired I/O–Driven option:

- PLL macros must have the clock input pad coming from one of the GmA\* locations.
- CLKDLY macros must have the clock input pad coming from one of the Global I/Os.

If a PLL with a Hardwired I/O input is used at a CCC location and a Hardwired I/O–Driven CLKDLY macro is used at the same CCC location, the clock input of the CLKDLY macro must be chosen from one of the GmB\* or GmC\* pin locations. If the PLL is not used or is an External I/O–Driven or Core Logic–Driven PLL, the clock input of the CLKDLY macro can be sourced from the GmA\*, GmB\*, or GmC\* pin locations.

For CCCs with clock inputs configured with the External I/O–Driven option, the clock input pad can be assigned to any regular I/O location (IO\*\*\*\*\* pins). Note that since global I/O pins can also be used as regular I/Os, regardless of CCC function (CLKDLY or PLL), clock inputs can also be placed in any of these I/O locations.

By default, the Designer layout engine will place global nets in the design at one of the six chip globals. When the number of globals in the design is greater than six, the Designer layout engine will automatically assign additional globals to the quadrant global networks of the low power flash devices. If the user wishes to decide which global signals should be assigned to chip globals (six available) and which to the quadrant globals (three per quadrant for a total of 12 available), the assignment can be achieved with PinEditor, ChipPlanner, or by importing a placement constraint file. Layout will fail if the

Figure 5-12 shows the programming file generator, which enables different STAPL file generation methods. When you select **Program FlashROM** and choose the UFC file, the FlashROM Settings window appears, as shown in Figure 5-13. In this window, you can select the FlashROM page you want to program and the data value for the configured regions. This enables you to use a different page for different programming files.

---

---

**Figure 5-12 • Programming File Generator**

---

---

**Figure 5-13 • Setting FlashROM during Programming File Generation**

---

The programming hardware and software can load the FlashROM with the appropriate STAPL file. Programming software handles the single STAPL file that contains multiple FlashROM contents for multiple devices, and programs the FlashROM in sequential order (e.g., for device serialization). This feature is supported in the programming software. After programming with the STAPL file, you can run DEVICE\_INFO to check the FlashROM content.

## Conclusion

Fusion, IGLOO, and ProASIC3 devices provide users with extremely flexible SRAM blocks for most design needs, with the ability to choose between an easy-to-use dual-port memory or a wide-word two-port memory. Used with the built-in FIFO controllers, these memory blocks also serve as highly efficient FIFOs that do not consume user gates when implemented. The SmartGen core generator provides a fast and easy way to configure these memory elements for use in designs.

## List of Changes

The following table lists critical changes that were made in each revision of the chapter.

| Date                    | Changes   | Page |
|-------------------------|---|------|
| August 2012             | The note connected with Figure 6-3 • Supported Basic RAM Macros, regarding RAM4K9, was revised to explain that it applies only to part numbers of certain revisions and earlier (SAR 29574).  | 136  |
| July 2010               | This chapter is no longer published separately with its own part number and version but is now part of several FPGA fabric user's guides.   | N/A  |
| v1.5<br>(December 2008) | IGLOO nano and ProASIC3 nano devices were added to Table 6-1 • Flash-Based FPGAs.   | 134  |
|                         | IGLOO nano and ProASIC3 nano devices were added to Figure 6-8 • Interfacing TAP Ports and SRAM Blocks.  | 148  |
| v1.4<br>(October 2008)  | The "SRAM/FIFO Support in Flash-Based Devices" section was revised to include new families and make the information more concise.   | 134  |
|                         | The "SRAM and FIFO Architecture" section was modified to remove "IGLOO and ProASIC3E" from the description of what the memory block includes, as this statement applies to all memory blocks.   | 135  |
|                         | Wording in the "Clocking" section was revised to change "IGLOO and ProASIC3 devices support inversion" to "Low power flash devices support inversion." The reference to IGLOO and ProASIC3 development tools in the last paragraph of the section was changed to refer to development tools in general. | 141  |
|                         | The "ESTOP and FSTOP Usage" section was updated to refer to FIFO counters in devices in general rather than only IGLOO and ProASIC3E devices.   | 144  |
| v1.3<br>(August 2008)   | The note was removed from Figure 6-7 • RAM Block with Embedded FIFO Controller and placed in the WCLK and RCLK description.   | 142  |
|                         | The "WCLK and RCLK" description was revised.  | 143  |
| v1.2<br>(June 2008)     | The following changes were made to the family descriptions in Table 6-1 • Flash-Based FPGAs: <ul style="list-style-type: none"> <li>ProASIC3L was updated to include 1.5 V.</li> <li>The number of PLLs for ProASIC3E was changed from five to six.</li> </ul>  | 134  |
| v1.1<br>(March 2008)    | The "Introduction" section was updated to include the IGLOO PLUS family.  | 131  |
|                         | The "Device Architecture" section was updated to state that 15 k gate devices do not support SRAM and FIFO.   | 131  |
|                         | The first note in Figure 6-1 • IGLOO and ProASIC3 Device Architecture Overview was updated to include mention of 15 k gate devices, and IGLOO PLUS was added to the second note.  | 133  |

## Power-Up Behavior

Low power flash devices are power-up/-down friendly; i.e., no particular sequencing is required for power-up and power-down. This eliminates extra board components for power-up sequencing, such as a power-up sequencer.

During power-up, all I/Os are tristated, irrespective of I/O macro type (input buffers, output buffers, I/O buffers with weak pull-ups or weak pull-downs, etc.). Once I/Os become activated, they are set to the user-selected I/O macros. Refer to the "Power-Up/-Down Behavior of Low Power Flash Devices" section on page 307 for details.

## Drive Strength

Low power flash devices have up to four programmable output drive strengths. The user can select the drive strength of a particular output in the I/O Attribute Editor or can instantiate a specialized I/O macro, such as OUTBUF\_S\_8 (slew = low, out\_drive = 8 mA).

The maximum available drive strength is 8 mA per I/O. Though no I/O should be forced to source or sink more than 8 mA indefinitely, I/Os may handle a higher amount of current (refer to the device IBIS model for maximum source/sink current) during signal transition (AC current). Every device package has its own power dissipation limit; hence, power calculation must be performed accurately to determine how much current can be tolerated per I/O within that limit.

## I/O Interfacing

Low power flash devices are 5 V–input– and 5 V–output–tolerant without adding any extra circuitry. Along with other low-voltage I/O macros, this 5 V tolerance makes these devices suitable for many types of board component interfacing.

Table 7-17 shows some high-level interfacing examples using low power flash devices.

**Table 7-17 • nano High-Level Interface**

| Interface | Clock    |           | I/O   |            |             |          |
|-----------|----------|-----------|-------|------------|-------------|----------|
|           | Type     | Frequency | Type  | Signals In | Signals Out | Data I/O |
| GM        | Src Sync | 125 MHz   | LVTTL | 8          | 8           | 125 Mbps |
| TBI       | Src Sync | 125 MHz   | LVTTL | 10         | 10          | 125 Mbps |

## Conclusion

IGLOO nano and ProASIC3 nano device support for multiple I/O standards minimizes board-level components and makes possible a wide variety of applications. The Microsemi Designer software, integrated with Libero SoC, presents a clear visual display of I/O assignments, allowing users to verify I/O and board-level design requirements before programming the device. The nano device I/O features and functionalities ensure board designers can produce low-cost and low power FPGA applications fulfilling the complexities of contemporary design needs.



## List of Changes

The following table lists critical changes that were made in each revision of the document.

| Date                    | Changes  | Page |
|-------------------------|--|------|
| August 2012             | The notes in Table 8-2 • Designer State (resulting from I/O attribute modification) were revised to clarify which device families support programmable input delay (SAR 39666).  | 187  |
| June 2011               | Figure 8-2 • SmartGen Catalog was updated (SAR 24310). Figure 8-3 • Expanded I/O Section and the step associated with it were deleted to reflect changes in the software.  | 188  |
|                         | The following rule was added to the "VREF Rules for the Implementation of Voltage-Referenced I/O Standards" section:<br>Only minibanks that contain input or bidirectional I/Os require a VREF. A VREF is not needed for minibanks composed of output or tristated I/Os (SAR 24310). | 199  |
| July 2010               | Notes were added where appropriate to point out that IGLOO nano and ProASIC3 nano devices do not support differential inputs (SAR 21449).  | N/A  |
| v1.4<br>(December 2008) | IGLOO nano and ProASIC3 nano devices were added to Table 8-1 • Flash-Based FPGAs.  | 186  |
|                         | The notes for Table 8-2 • Designer State (resulting from I/O attribute modification) were revised to indicate that skew control and input delay do not apply to nano devices.  | 187  |
| v1.3<br>(October 2008)  | The "Flash FPGAs I/O Support" section was revised to include new families and make the information more concise.   | 186  |
| v1.2<br>(June 2008)     | The following changes were made to the family descriptions in Table 8-1 • Flash-Based FPGAs:<br><ul style="list-style-type: none"> <li>ProASIC3L was updated to include 1.5 V.</li> <li>The number of PLLs for ProASIC3E was changed from five to six.</li> </ul>                    | 186  |
| v1.1<br>(March 2008)    | This document was previously part of the <i>I/O Structures in IGLOO and ProASIC3 Devices</i> document. The content was separated and made into a new document.   | N/A  |
|                         | Table 8-2 • Designer State (resulting from I/O attribute modification) was updated to include note 2 for IGLOO PLUS.   | 187  |

## I/O Cell Architecture

Low power flash devices support DDR in the I/O cells in four different modes: Input, Output, Tristate, and Bidirectional pins. For each mode, different I/O standards are supported, with most I/O standards having special sub-options. For the ProASIC3 nano and IGLOO nano devices, DDR is supported only in the 60 k, 125 k, and 250 k logic densities. Refer to Table 9-2 for a sample of the available I/O options. Additional I/O options can be found in the relevant family datasheet.

**Table 9-2 • DDR I/O Options**

| DDR Register Type | I/O Type | I/O Standard | Sub-Options  | Comments                                     |
|-------------------|----------|--------------|--------------|--|
| Receive Register  | Input    | Normal       | None         | 3.3 V TTL (default)                          |
|                   |          | LVCMOS       | Voltage      | 1.5 V, 1.8 V, 2.5 V, 5 V (1.5 V default)     |
|                   |          |              | Pull-Up      | None (default)                               |
|                   |          | PCI/PCI-X    | None         |  |
|                   |          | GTL/GTL+     | Voltage      | 2.5 V, 3.3 V (3.3 V default)                 |
|                   |          | HSTL         | Class        | I / II (I default)                           |
|                   |          | SSTL2/SSTL3  | Class        | I / II (I default)                           |
|                   |          | LVPECL       | None         |  |
|                   |          | LVDS         | None         |  |
| Transmit Register | Output   | Normal       | None         | 3.3 V TTL (default)                          |
|                   |          | LVTTTL       | Output Drive | 2, 4, 6, 8, 12, 16, 24, 36 mA (8 mA default) |
|                   |          |              | Slew Rate    | Low/high (high default)                      |
|                   |          | LVCMOS       | Voltage      | 1.5 V, 1.8 V, 2.5 V, 5 V (1.5 V default)     |
|                   |          | PCI/PCI-X    | None         |  |
|                   |          | GTL/GTL+     | Voltage      | 1.8 V, 2.5 V, 3.3 V (3.3 V default)          |
|                   |          | HSTL         | Class        | I / II (I default)                           |
|                   |          | SSTL2/SSTL3  | Class        | I / II (I default)                           |
|                   |          | LVPECL*      | None         |  |
|                   |          | LVDS*        | None         |  |

Note: \*IGLOO nano and ProASIC3 nano devices do not support differential inputs.

## Instantiating DDR Registers

Using SmartGen is the simplest way to generate the appropriate RTL files for use in the design. Figure 9-4 shows an example of using SmartGen to generate a DDR SSTL2 Class I input register. SmartGen provides the capability to generate all of the DDR I/O cells as described. The user, through the graphical user interface, can select from among the many supported I/O standards. The output formats supported are Verilog, VHDL, and EDIF.

Figure 9-5 on page 211 through Figure 9-8 on page 214 show the I/O cell configured for DDR using SSTL2 Class I technology. For each I/O standard, the I/O pad is buffered by a special primitive that indicates the I/O standard type.

---

---

**Figure 9-4 • Example of Using SmartGen to Generate a DDR SSTL2 Class I Input Register**

## Types of Programming for Flash Devices

The number of devices to be programmed will influence the optimal programming methodology. Those available are listed below:

- In-system programming
  - Using a programmer
  - Using a microprocessor or microcontroller
- Device programmers
  - Single-site programmers
  - Multi-site programmers, batch programmers, or gang programmers
  - Automated production (robotic) programmers
- Volume programming services
  - Microsemi in-house programming
  - Programming centers

### ***In-System Programming***

#### **Device Type Supported: Flash**

ISP refers to programming the FPGA after it has been mounted on the system printed circuit board. The FPGA may be preprogrammed and later reprogrammed using ISP.

The advantage of using ISP is the ability to update the FPGA design many times without any changes to the board. This eliminates the requirement of using a socket for the FPGA, saving cost and improving reliability. It also reduces programming hardware expenses, as the ISP methodology is die-/package-independent.

There are two methods of in-system programming: external and internal.

- Programmer ISP—Refer to the "In-System Programming (ISP) of Microsemi's Low Power Flash Devices Using FlashPro4/3/3X" section on page 261 for more information.

Using an external programmer and a cable, the device can be programmed through a header on the system board. In Microsemi SoC Products Group documentation, this is referred to as external ISP. Microsemi provides FlashPro4, FlashPro3, FlashPro Lite, or Silicon Sculptor 3 to perform external ISP. Note that Silicon Sculptor II and Silicon Sculptor 3 can only provide ISP for ProASIC and ProASIC<sup>PLUS</sup>® families, not for SmartFusion, Fusion, IGLOO, or ProASIC3. Silicon Sculptor II and Silicon Sculptor 3 can be used for programming ProASIC and ProASIC<sup>PLUS</sup> devices by using an adapter module (part number SMPA-ISP-ACTEL-3).

  - Advantages: Allows local control of programming and data files for maximum security. The programming algorithms and hardware are available from Microsemi. The only hardware required on the board is a programming header.
  - Limitations: A negligible board space requirement for the programming header and JTAG signal routing
- Microprocessor ISP—Refer to the "Microprocessor Programming of Microsemi's Low Power Flash Devices" chapter of an appropriate FPGA fabric user's guide for more information.

Using a microprocessor and an external or internal memory, you can store the program in memory and use the microprocessor to perform the programming. In Microsemi documentation, this is referred to as internal ISP. Both the code for the programming algorithm and the FPGA programming file must be stored in memory on the board. Programming voltages must also be generated on the board.

  - Advantages: The programming code is stored in the system memory. An external programmer is not required during programming.
  - Limitations: This is the approach that requires the most design work, since some way of getting and/or storing the data is needed; a system interface to the device must be designed; and the low-level API to the programming firmware must be written and linked into the code provided by Microsemi. While there are benefits to this methodology, serious thought and planning should go into the decision.

## Microsemi's Flash Devices Support the JTAG Feature

The flash-based FPGAs listed in Table 15-1 support the JTAG feature and the functions described in this document.

**Table 15-1 • Flash-Based FPGAs**

| Series   | Family*              | Description  |
|----------|----------------------|--|
| IGLOO    | IGLOO                | Ultra-low power 1.2 V to 1.5 V FPGAs with Flash*Freeze technology  |
|          | IGLOOe               | Higher density IGLOO FPGAs with six PLLs and additional I/O standards  |
|          | IGLOO nano           | The industry's lowest-power, smallest-size solution  |
|          | IGLOO PLUS           | IGLOO FPGAs with enhanced I/O capabilities   |
| ProASIC3 | ProASIC3             | Low power, high-performance 1.5 V FPGAs  |
|          | ProASIC3E            | Higher density ProASIC3 FPGAs with six PLLs and additional I/O standards   |
|          | ProASIC3 nano        | Lowest-cost solution with enhanced I/O capabilities  |
|          | ProASIC3L            | ProASIC3 FPGAs supporting 1.2 V to 1.5 V with Flash*Freeze technology  |
|          | RT ProASIC3          | Radiation-tolerant RT3PE600L and RT3PE3000L  |
|          | Military ProASIC3/EL | Military temperature A3PE600L, A3P1000, and A3PE3000L  |
|          | Automotive ProASIC3  | ProASIC3 FPGAs qualified for automotive applications   |
| Fusion   | Fusion               | Mixed signal FPGA integrating ProASIC®3 FPGA fabric, programmable analog block, support for ARM® Cortex™-M1 soft processors, and flash memory into a monolithic device |

*Note:* \*The device names link to the appropriate datasheet, including product brief, DC and switching characteristics, and packaging information.

### **IGLOO Terminology**

In documentation, the terms IGLOO series and IGLOO devices refer to all of the IGLOO devices as listed in Table 15-1. Where the information applies to only one product line or limited devices, these exclusions will be explicitly stated.

### **ProASIC3 Terminology**

In documentation, the terms ProASIC3 series and ProASIC3 devices refer to all of the ProASIC3 devices as listed in Table 15-1. Where the information applies to only one product line or limited devices, these exclusions will be explicitly stated.

To further understand the differences between the IGLOO and ProASIC3 devices, refer to the *Industry's Lowest Power FPGAs Portfolio*.

## Power-Up/-Down Sequence and Transient Current

Microsemi's low power flash devices use the following main voltage pins during normal operation:<sup>2</sup>

- VCCPLX
- VJTAG
- VCC: Voltage supply to the FPGA core
  - VCC is 1.5 V  $\pm$  0.075 V for IGLOO, IGLOO nano, IGLOO PLUS, and ProASIC3 devices operating at 1.5 V.
  - VCC is 1.2 V  $\pm$  0.06 V for IGLOO, IGLOO nano, IGLOO PLUS, and ProASIC3L devices operating at 1.2 V.
  - V5 devices will require a 1.5 V VCC supply, whereas V2 devices can utilize either a 1.2 V or 1.5 V VCC.
- VCCIbX: Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number.
- VMVx: Quiet supply voltage to the input buffers of each I/O bank. x is the bank number. (Note: IGLOO nano, IGLOO PLUS, and ProASIC3 nano devices do not have VMVx supply pins.)

The I/O bank VMV pin must be tied to the VCCI pin within the same bank. Therefore, the supplies that need to be powered up/down during normal operation are VCC and VCCI. These power supplies can be powered up/down in any sequence during normal operation of IGLOO, IGLOO nano, IGLOO PLUS, ProASIC3L, ProASIC3, and ProASIC3 nano FPGAs. During power-up, I/Os in each bank will remain tristated until the last supply (either VCCIbX or VCC) reaches its functional activation voltage. Similarly, during power-down, I/Os of each bank are tristated once the first supply reaches its brownout deactivation voltage.

Although Microsemi's low power flash devices have no power-up or power-down sequencing requirements, Microsemi identifies the following power conditions that will result in higher than normal transient current. Use this information to help maximize power savings:

Microsemi recommends tying VCCPLX to VCC and using proper filtering circuits to decouple VCC noise from the PLL.

- a. If VCCPLX is powered up before VCC, a static current of up to 5 mA (typical) per PLL may be measured on VCCPLX.  
The current vanishes as soon as VCC reaches the VCCPLX voltage level.  
The same current is observed at power-down (VCC before VCCPLX).
- b. If VCCPLX is powered up simultaneously or after VCC:
  - i. Microsemi's low power flash devices exhibit very low transient current on VCC. For ProASIC3 devices, the maximum transient current on  $V_{CC}$  does not exceed the maximum standby current specified in the device datasheet.

The source of transient current, also known as inrush current, varies depending on the FPGA technology. Due to their volatile technology, the internal registers in SRAM FPGAs must be initialized before configuration can start. This initialization is the source of significant inrush current in SRAM FPGAs during power-up. Due to the nonvolatile nature of flash technology, low power flash devices do not require any initialization at power-up, and there is very little or no crossbar current through PMOS and NMOS devices. Therefore, the transient current at power-up is significantly less than for SRAM FPGAs. Figure 17-1 on page 310 illustrates the types of power consumption by SRAM FPGAs compared to Microsemi's antifuse and flash FPGAs.

---

2. For more information on Microsemi FPGA voltage supplies, refer to the appropriate datasheet located at <http://www.microsemi.com/soc/techdocs/ds>.

## Brownout Voltage

Brownout is a condition in which the voltage supplies are lower than normal, causing the device to malfunction as a result of insufficient power. In general, Microsemi does not guarantee the functionality of the design inside the flash FPGA if voltage supplies are below their minimum recommended operating condition. Microsemi has performed measurements to characterize the brownout levels of FPGA power supplies. Refer to Table 17-3 for device-specific brownout deactivation levels. For the purpose of characterization, a direct path from the device input to output is monitored while voltage supplies are lowered gradually. The brownout point is defined as the voltage level at which the output stops following the input. Characterization tests performed on several IGLOO, ProASIC3L, and ProASIC3 devices in typical operating conditions showed the brownout voltage levels to be within the specification.

During device power-down, the device I/Os become tristated once the first supply in the power-down sequence drops below its brownout deactivation voltage.

**Table 17-3 • Brownout Deactivation Levels for VCC and VCCI**

| Devices   | VCC Brownout Deactivation Level (V) | VCCI Brownout Deactivation Level (V) |
|---|-------------------------------------|--------------------------------------|
| ProASIC3, ProASIC3 nano, IGLOO, IGLOO nano, IGLOO PLUS and ProASIC3L devices running at VCC = 1.5 V | 0.75 V $\pm$ 0.25 V                 | 0.8 V $\pm$ 0.3 V                    |
| IGLOO, IGLOO nano, IGLOO PLUS, and ProASIC3L devices running at VCC = 1.2 V                         | 0.75 V $\pm$ 0.2 V                  | 0.8 V $\pm$ 0.15 V                   |

### PLL Behavior at Brownout Condition

When PLL power supply voltage and/or  $V_{CC}$  levels drop below the  $V_{CC}$  brownout levels mentioned above for 1.5 V and 1.2 V devices, the PLL output lock signal goes LOW and/or the output clock is lost. The following sections explain PLL behavior during and after the brownout condition.

#### VCCPLL and VCC Tied Together

In this condition, both VCC and VCCPLL drop below the 0.75 V ( $\pm$  0.25 V or  $\pm$  0.2 V) brownout level. During the brownout recovery, once VCCPLL and VCC reach the activation point (0.85  $\pm$  0.25 V or  $\pm$  0.2 V) again, the PLL output lock signal may still remain LOW with the PLL output clock signal toggling. If this condition occurs, there are two ways to recover the PLL output lock signal:

1. Cycle the power supplies of the PLL (power off and on) by using the PLL POWERDOWN signal.
2. Turn off the input reference clock to the PLL and then turn it back on.

#### Only VCCPLL Is at Brownout

In this case, only VCCPLL drops below the 0.75 V ( $\pm$  0.25 V or  $\pm$  0.2 V) brownout level and the VCC supply remains at nominal recommended operating voltage (1.5 V  $\pm$  0.075 V for 1.5 V devices and 1.2 V  $\pm$  0.06 V for 1.2 V devices). In this condition, the PLL behavior after brownout recovery is similar to initial power-up condition, and the PLL will regain lock automatically after VCCPLL is ramped up above the activation level (0.85  $\pm$  0.25 V or  $\pm$  0.2 V). No intervention is necessary in this case.

#### Only VCC Is at Brownout

In this condition, VCC drops below the 0.75 V ( $\pm$  0.25 V or  $\pm$  0.2 V) brownout level and VCCPLL remains at nominal recommended operating voltage (1.5 V  $\pm$  0.075 V for 1.5 V devices and 1.2 V  $\pm$  0.06 V for 1.2 V devices). During the brownout recovery, once VCC reaches the activation point again (0.85  $\pm$  0.25 V or  $\pm$  0.2 V), the PLL output lock signal may still remain LOW with the PLL output clock signal toggling. If this condition occurs, there are two ways to recover the PLL output lock signal:

1. Cycle the power supplies of the PLL (power off and on) by using the PLL POWERDOWN signal.
2. Turn off the input reference clock to the PLL and then turn it back on.

It is important to note that Microsemi recommends using a monotonic power supply or voltage regulator to ensure proper power-up behavior.

- architecture of user nonvolatile 117
- configuration 120
- custom serialization 129
- design flow 124
- generation 125
- programming and accessing 122
- programming file 127
- programming files 267
- SmartGen 126

FlashROM read-back 305

## G

- global architecture 31
- global buffers
  - no programmable delays 64
  - with PLL function 67
  - with programmable delays 64
- global macros
  - Synplicity 50
- globals
  - designer flow 53
  - networks 58
  - spines and rows 41

## H

- HLD code
  - instantiating 192
- hot-swap 167
- hot-swapping 317

## I

- I/O banks
  - standards 40
  - standards compatibility 162
- I/O standards 77
  - global macros 46
  - single-ended 166
- I/Os
  - assigning technologies 198
  - assignments defined in PDC file 193
  - automatically assigning 202
  - behavior at power-up/-down 311
  - board-level considerations 181
  - buffer schematic cell 191
  - cell architecture 207
  - configuration with SmartGen 188
  - features 163, 164, 167
  - global, naming 35
  - manually assigning technologies 198
  - nano standard 162
  - register combining 174
  - simplified buffer circuitry 165
  - software support 177
  - software-controlled attributes 187
  - user I/O assignment flow chart 185
  - user naming convention 178
  - wide range support 166

- ISP 223, 224
  - architecture 261
  - board-level considerations 271
  - circuit 277
  - microprocessor 283

## J

- JTAG 1532 261
- JTAG interface 285

## L

- layout
  - device-specific 78
- LTC3025 linear voltage regulator 277

## M

- MAC validation/authentication 288
- macros
  - CLKBUF 77
  - CLKBUF\_LVDS/LVPECL 77
  - CLKDLY 65, 73
  - FIFO4KX18 141
  - PLL 73
  - PLL macro signal descriptions 68
  - RAM4K9 137
  - RAM512X18 139
  - supported basic RAM macros 136
  - UJTAG 299
- MCU FPGA programming model 286
- memory availability 146
- memory blocks 135
- microprocessor programming 283
- Microsemi SoC Products Group
  - email 321
  - web-based technical support 321
  - website 321

## O

- OTP 223
- output slew rate 175

## P

- PDC
  - global promotion and demotion 51
- place-and-route 193
- PLL
  - behavior at brownout condition 315
  - configuration bits 90
  - core specifications 84
  - dynamic PLL configuration 87
  - functional description 85
  - power supply decoupling scheme 112
- PLL block signals 68
- PLL macro block diagram 69
- product support
  - customer service 321



- email 321
- My Cases 322
- outside the U.S. 322
- technical support 321
- website 321
- programmers 225
  - device support 228
- programming
  - AES encryption 253
  - basics 223
  - features 223
  - file header definition 257
  - flash and antifuse 225
  - flash devices 223
  - glossary 258
  - guidelines for flash programming 229
  - header pin numbers 270
  - microprocessor 283
  - power supplies 263
  - security 247
  - solution 268
  - solutions 227
  - voltage 263
  - volume services 226
- programming support 221

## R

### RAM

- memory block consumption 147
- remote upgrade via TCP/IP 288
- routing structure 18

## S

- Schmitt trigger 174
- security 264
  - architecture 237
  - encrypted programming 288
  - examples 242
  - features 238
  - FlashLock 241
  - FlashROM 121
  - FlashROM use models 245
  - in programmable logic 235
  - overview 235
- signal integrity problem 271
- silicon testing 304
- single tile designs 159
- SmartGen 154
- spine architecture 41

- spine assignment 52
- SRAM
  - features 137
  - initializing 148
  - software support 154
  - usage 141
- SSOs 176
- STAPL player 285
- STAPL vs. DirectC 287
- switching circuit 278
  - verification 278
- synthesizing 192

## T

- TAP controller state machine 291, 300
- tech support
  - ITAR 322
  - My Cases 322
  - outside the U.S. 322
- technical support 321
- transient current
  - VCC 310
  - VCCI 310
- transient current, power-up/-down 309

## U

### UJTAG

- CCC dynamic reconfiguration 302
- fine tuning 303
- macro 299
- operation 300
- port usage 301
- use to read FlashROM contents 297
- ultra-fast local lines 18

## V

- variable aspect ratio and cascading 145
- VersaNet global networks 33
- VersaTile 15
- very-long-line resources 19
- ViewDraw 191
- VREF pins
  - manually assigning 199

## W

- weak pull-down 175
- weak pull-up 175
- web-based technical support 321