



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 10x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l053c8t7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Lo		Low-	Low-		Stop		Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
DAC	0	0	0	0	0			
Temperature sensor	0	О	0	0	0			
Comparators	0	0	0	0	0	0		
16-bit timers	0	0	0	0				
LPTIMER	0	0	0	0	0	0		
IWDG	0	0	0	0	0	0	0	0
WWDG	0	0	0	0				
Touch sensing controller (TSC)	0	О						
SysTick Timer	0	0	0	0				
GPIOs	0	0	0	0	0	0		2 pins
Wakeup time to Run mode	0 µs	0.36 µs	3 µs	32 µs		3.5 µs		50 µs
					0. RTC	4 µA (No) V _{DD} =1.8 V	0.1 RTC	28 µA (No) V _{DD} =1.8 V
Consumption	Down to 140 µA/MHz	Down to 37 µA/MHz	Down to	Down to	0.8 µA (with RTC) V _{DD} =1.8 V		0.6 RTC	5 μΑ (with) V _{DD} =1.8 V
(Typ)	(from Flash memory)	(from Flash memory)	8 μΑ	4.5 µA	0.4 μA (No RTC) V _{DD} =3.0 V		0.29 µA (No RTC) V _{DD} =3.0 V	
					1 μΑ 	(with RTC) _{DD} =3.0 V	0.8 RTC	85 μΑ (with) V _{DD} =3.0 V

Table 4. Functionalities depending on the working mode (from Run/active down to standby) (continued)⁽¹⁾

Legend: "Y" = Yes (enable). "O" = Optional can be enabled/disabled by software) "-" = Not available

Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the
peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need
it anymore.

3. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.

4. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.



3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop
00140-1	TIM2,TIM21, TIM22	Timer input channel, trigger from analog signals comparison		Y	Y	Y	-
COMPX	LPTIM	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	Y
TIMx	TIMx	Timer triggered by other timer	Y	Y	Y	Y	-
RTC	TIM21	Timer triggered by Auto wake-up	Y	Y	Y	Y	-
	LPTIM	Timer triggered by RTC event	Y	Y	Y	Y	Y
All clock source	TIMx	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	Y	-
USB	CRS/HSI48	the clock recovery system trims the HSI48 based on USB SOF	Y	Y	-	-	-
	TIMx	Timer input channel and trigger	Υ	Y	Y	Y	-
GPIO	LPTIM	Timer input channel and trigger	Y	Y	Y	Y	Y
	ADC,DAC	Conversion trigger	Y	Y	Y	Y	-

Table 5. STM32L0xx peripherals interconnect matrix



• Startup clock

After reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

• Clock security system (CSS)

This feature can be enabled by software. If an HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.

Another clock security system can be enabled, in case of failure of the LSE it provides an interrupt or wakeup event which is generated if enabled.

• Clock-out capability (MCO: microcontroller clock output)

It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.



3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz)
- The high-speed external clock

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz.

Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 28 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 configurable interrupt/event lines. The 12 other lines are connected to PVD, RTC, USB, USARTS, LPUART, LPTIMER or comparator events.



DocID025844 Rev 7

I2C features ⁽¹⁾	I2C1	I2C2
SMBus	Х	-
Wakeup from STOP	Х	-

Table 11. STM32L053x6/8 I²C implementation (continued)

1. X = supported.

2. See Table 15: STM32L053x6/8 pin definitions on page 40 for the list of I/Os that feature Fast Mode Plus capability

3.19.2 Universal synchronous/asynchronous receiver transmitter (USART)

The two USART interfaces (USART1, USART2) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. They also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

All USART interfaces can be served by the DMA controller.

Table 12 for the supported modes and features of USART interfaces.

USART modes/features ⁽¹⁾	USART1 and USART2
Hardware flow control for modem	Х
Continuous communication using DMA	Х
Multiprocessor communication	Х
Synchronous mode ⁽²⁾	Х
Smartcard mode	Х
Single-wire half-duplex communication	Х
IrDA SIR ENDEC block	Х
LIN mode	Х
Dual clock domain and wakeup from Stop mode	Х
Receiver timeout interrupt	Х
Modbus communication	Х
Auto baud rate detection (4 modes)	Х
Driver Enable	Х

Table 12. USART implementation

1. X = supported.

2. This mode allows using the USART as an SPI master.

3.19.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire



		Table 20. Alternate function port H
D	ort	AF0
Port		USB
Port H	PH0	USB_CRS_SYNC
FUILE	PH1	-

STM32L053x6 STM32L053x8

Symbol	Parameter	Co	nditions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
				1 MHz	165	230	
			Range 3, V _{CORE} =1.2 V	2 MHz	290	360	μA
				4 MHz	555	630	
		f _{HSE} = f _{HCLK} up to		4 MHz	0.665	0.74	
		16 MHz included,	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10.	8 MHz	1.3	1.4	μA
	Supply current in Run mode, code executed from Flash	Supply current in Run mode, code executed from Flash MSI clock		16 MHz	2.6	2.8	
I _{DD}			Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	8 MHz	1.55	1.7	
(Run from				16 MHz	3.1	3.4	
Flash)				32 MHz	6.3	6.8	
			Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	65 kHz	36.5	110	
				524 kHz	99.5	190	
				4.2 MHz	620	700	
		HSI alaak	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10,	16 MHz	2.6	2.9	m 4
		HSI clock	Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	6.25	7	mA

Table 28. Current consumption in Ru	n mode, code with data	processing running from Fl	ash
-------------------------------------	------------------------	----------------------------	-----

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 29. Current consumption in Run mode vs code type,	
code with data processing running from Flash	

Symbol	Parameter	Conditions			f _{HCLK}	Тур	Unit
				Dhrystone		555	
				CoreMark		585	
		f _{HSE} = f _{HCLK} up to 16 MHz included, f _{HSE} = f _{HCLK} /2 above 16 MHz (PLL ON) ⁽¹⁾	Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	Fibonacci	4 MHz	440	μA
I _{DD} (Run	Supply current in Run mode, code executed from Flash			while(1)		355	
				while(1), prefetch OFF		353	
from Flash)			Range 1, Voors=1.8 V	Dhrystone		6.3	mA
1 10311)				CoreMark		6.3	
				Fibonacci	32 MHz	6.55	
			VOS[1:0]=01	while(1)		5.4	
				while(1), prefetch OFF		5.2	

1. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).



Symbol	Parameter	Conditions	Тур	Max	Unit	
t _{WUSLEEP}	Wakeup from Sleep mode	f _{HCLK} = 32 MHz	7	8		
+	Wakeup from Low-power sleep mode,	f _{HCLK} = 262 kHz Flash memory enabled	7	7 8 Nu		
WUSLEEP_LP	f _{HCLK} = 262 kHz	f _{HCLK} = 262 kHz Flash memory switched OFF	9	Max 8 10 8 7 11 8 7 11 8 13 23 38 65 120 260 7 11 7 10 8 130 3	cycles	
		f _{HCLK} = f _{MSI} = 4.2 MHz	5.0	8		
	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{HSI} = 16 MHz	4.9	7		
		f _{HCLK} = f _{HSI} /4 = 4 MHz	8.0	11		
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 1	5.0	8		
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 2	5.0	8		
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 3	5.0	8		
	Wakeup from Stop mode, regulator in low- power mode	f _{HCLK} = f _{MSI} = 2.1 MHz	7.3	13		
t _{WUSTOP}		f _{HCLK} = f _{MSI} = 1.05 MHz	13	23	μs	
		f _{HCLK} = f _{MSI} = 524 kHz	28	38		
		f _{HCLK} = f _{MSI} = 262 kHz	51	65		
		f _{HCLK} = f _{MSI} = 131 kHz	100	120		
		f _{HCLK} = MSI = 65 kHz	190	260		
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7		
		f _{HCLK} = f _{HSI} /4 = 4 MHz	8.0	11		
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7		
	power mode, code running from RAM	f _{HCLK} = f _{HSI} /4 = 4 MHz	7.9	10	1	
		f _{HCLK} = f _{MSI} = 4.2 MHz	4.7	8		
tunio====:	Wakeup from Standby mode, FWU bit = 1	f _{HCLK} = MSI = 2.1 MHz	65	130	μs	
WUSTDBY	Wakeup from Standby mode, FWU bit = 0	f _{HCLK} = MSI = 2.1 MHz	2.2	3	ms	

 Table 40. Low-power mode wakeup timings



Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 24*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency		1	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	v
t _{w(LSE)} t _{w(LSE)}	OSC32_IN high or low time		465	-	-	ne
t _{r(LSE)} t _{f(LSE)}	OSC32_IN rise or fall time		-	-	10	115
C _{IN(LSE)}	OSC32_IN input capacitance	-	-	0.6	-	pF
DuCy _(LSE)	Duty cycle	-	45	-	55	%
١L	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA

Table 42. Low-speed external user clock characteristics⁽¹⁾

1. Guaranteed by design, not tested in production







Symbol	Parameter Condition		Тур	Max	Unit	
ACC _{MSI}	Frequency error after factory calibration	-	±0.5	-	%	
	MSI oscillator frequency drift 0 °C ≤T _A ⊴85 °C	-	#3	-		
		MSI range 0	- 8.9	+7.0		
		MSI range 1	- 7.1	+5.0		
D _{TEMP(MSI)} ⁽¹⁾		MSI range 2	- 6.4	+4.0	%	
	MSI oscillator frequency drift V _{DD} = 3.3 V. − 40 °C ≤T ₄ ≤110 °C	MSI range 3	- 6.2	+3.0		
		MSI range 4	- 5.2	+3.0		
		MSI range 5	- 4.8	+2.0		
		MSI range 6	- 4.7	+2.0		
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.65 V ≤V _{DD} ≤3.6 V, T _A = 25 °C	-	-	2.5	%/V	
		MSI range 0	0.75	-		
	MSI oscillator power consumption	MSI range 1	1	-	-	
I _{DD(MSI)} ⁽²⁾		MSI range 2	1.5	-		
		MSI range 3	2.5	-	μA	
		MSI range 4	4.5	-	-	
		MSI range 5	8	-		
		MSI range 6	15	-		
		MSI range 0	30	-		
		MSI range 1	20	-		
		MSI range 2	15	-		
		MSI range 3	10	-		
t	MSL oscillator startun time	MSI range 4	6	-		
^I SU(MSI)		MSI range 5	5	-	μο	
		MSI range 6, Voltage range 1 and 2	3.5	-		
		MSI range 6, Voltage range 3	5	-		

|--|



Symbol	Parameter	Condition	Тур	Мах	Unit
		MSI range 0	-	40	
		MSI range 1	-	20	
		MSI range 2	-	10	
t _{STAB(MSI)} ⁽²⁾	MSI oscillator stabilization time	MSI range 3	-	4	
		MSI range 4	-	2.5	μs
		MSI range 5	-	2	
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
f _{OVER(MSI)}	MSI oscillator frequency overshoot	Any range to range 5	-	4	MH-7
		Any range to range 6	-	6	

Table 48. MSI oscillator characteristics (continued)

1. This is a deviation for an individual part, once the initial frequency has been measured.

2. Guaranteed by characterization results.

6.3.8 PLL characteristics

The parameters given in *Table 49* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 24*.

Table 4	9. PLL	chara	cteristics
---------	--------	-------	------------

Symbol	Paramotor		Unit			
Symbol	Falameter	Min	Тур	Max ⁽¹⁾	Onit	
f	PLL input clock ⁽²⁾	2	-	24	MHz	
^I PLL_IN	PLL input clock duty cycle	45	-	55	%	
f _{PLL_OUT}	PLL output clock	2	-	32	MHz	
t _{LOCK}	PLL input = 16 MHz PLL VCO = 96 MHz	-	115	160	μs	
Jitter	Cycle-to-cycle jitter	-		±600	ps	
I _{DDA} (PLL)	Current consumption on V _{DDA}	-	220	450	цA	
I _{DD} (PLL)	Current consumption on V _{DD}	-	120	150	μΑ	

1. Guaranteed by characterization results.

2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT} .



Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

			Monitored		Max vs. f _{osc} /f _{CPU}			
Symbol	Parameter	Conditions	frequency band	8 MHz/ 4 MHz	8 MHz/ 16 MHz	8 MHz/ 32 MHz	Unit	
	$S_{EMI} \qquad Peak \ level \qquad \begin{matrix} V_{DD} = \\ T_A = \\ comp \\ 6196 \end{matrix}$	V - 36V	0.1 to 30 MHz	-21	-15	-12		
s		$T_{A} = 25 \text{ °C},$	30 to 130 MHz	-14	-12	-1	dBµV	
SEMI		compliant with IEC 61967-2	130 MHz to 1GHz	-10	-11	-7		
			EMI Level	1	1	1	-	

Table 54. EMI characteristics





Figure 22. V_{IH}/V_{IL} versus VDD (CMOS I/Os)





Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 15 mA with the non-standard V_{OL}/V_{OH} specifications given in *Table 59*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD(Σ)} (see *Table 22*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS(Σ)} (see *Table 22*).



Equation 1: R_{AIN} max formula

$$R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The simplified formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

		P may for		${\sf R}_{\sf AIN}$ max for standard channels (k Ω)					
T _s t _S (cycles) (μs)	t _S (μs)	fast channels (kΩ)	V _{DD} > 2.7 V	V _{DD} > 2.4 V	V _{DD} > 2.0 V	V _{DD} > 1.8 V	V _{DD} > 1.75 V	V _{DD} > 1.65 V and T _A > -10 °C	V _{DD} > 1.65 V and T _A > 25 °C
1.5	0.09	0.5	< 0.1	NA	NA	NA	NA	NA	NA
3.5	0.22	1	0.2	< 0.1	NA	NA	NA	NA	NA
7.5	0.47	2.5	1.7	1.5	< 0.1	NA	NA	NA	NA
12.5	0.78	4	3.2	3	1	NA	NA	NA	NA
19.5	1.22	6.5	5.7	5.5	3.5	NA	NA	NA	< 0.1
39.5	2.47	13	12.2	12	10	NA	NA	NA	5
79.5	4.97	27	26.2	26	24	< 0.1	NA	NA	19
160.5	10.03	50	49.2	49	47	32	< 0.1	< 0.1	42

Table 63. R_{AIN} max for f_{ADC} = 16 MHz⁽¹⁾

1. Guaranteed by design.

Table 64. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
ET	Total unadjusted error		-	2	4	
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	LSB
EL	Integral linearity error	- - -	-	1.5	2.5	
ED	Differential linearity error		-	1	1.5	
	Effective number of bits	1.65 V < VDDA = VDEET < 3.6 V.	10.2	11		
ENOB	NOB Effective number of bits (16-bit mode oversampling with ratio =256) ⁽⁴⁾ range 1/2/3	range 1/2/3	11.3	12.1	-	bits
SINAD	Signal-to-noise distortion		63	69	-	
	Signal-to-noise ratio		63	69	-	
SNR	Signal-to-noise ratio (16-bit mode oversampling with ratio =256) ⁽⁴⁾		70	76	-	dB
THD	Total harmonic distortion		-	-85	-73	





Figure 27. Typical connection diagram using the ADC

- 1. Refer to Table 62: ADC characteristics for the values of RAIN, RADC and CADC.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 28* or *Figure 29*, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.



Figure 28. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})



Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DDA}	Analog supply voltage	-	1.65	-	3.6	V
V _{IN}	Comparator 2 input voltage range	-	0	-	V _{DDA}	V
+	Comparator startup time	Fast mode	-	15	20	
^I START	Comparator startup time	Slow mode	-	20	25	
t _{d slow}	Propagation delay ⁽²⁾ in slow mode	1.65 V ≤V _{DDA} ≤2.7 V	-	1.8	3.5	
		2.7 V ≤V _{DDA} ≤3.6 V	-	2.5	6	μs
1	Propagation delay ⁽²⁾ in fast mode	1.65 V ≤V _{DDA} ≤2.7 V	-	0.8	2	
^L d fast		2.7 V ≤V _{DDA} ≤3.6 V	-	1.2	4	
V _{offset}	Comparator offset error		-	<u>±4</u>	<u>+</u> 20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$V_{DDA} = 3.3V, T_A = 0 \text{ to } 50 \ ^{\circ}\text{C},$ V- = V _{REFINT} , 3/4 V _{REFINT} , 1/2 V _{REFINT} , 1/4 V _{REFINT} .	-	15	30	ppm /°C
	Current concumption ⁽³⁾	Fast mode	-	3.5	5	
I _{COMP2}	Current consumption ⁽³⁾	Slow mode	-	0.5	2	μΑ

Table 69. Comparator 2 characteristics

1. Guaranteed by characterization results.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage (required for comparator operation) is not included.



6.3.19 Timer characteristics

TIM timer characteristics

The parameters given in the Table 70 are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Мах	Unit
t ann	Timer resolution time		1	-	t _{TIMxCLK}
۲es(TIM)		f _{TIMxCLK} = 32 MHz	31.25	-	ns
f	Timer external clock frequency on CH1		0	f _{TIMxCLK} /2	MHz
^I EXT	to CH4	f _{TIMxCLK} = 32 MHz	0	16	MHz
Res _{TIM}	Timer resolution	-		16	bit
	16-bit counter clock period when	-	1	65536	t _{TIMxCLK}
^t COUNTER	internal clock is selected (timer's prescaler disabled)	f _{TIMxCLK} = 32 MHz	0.0312	2048	μs
t	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}
'MAX_COUNT		f _{TIMxCLK} = 32 MHz	-	134.2	S

Table 70. TIMx characteristics⁽¹⁾

1. TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.

6.3.20 Communications interfaces

I²C interface characteristics

The I^2C interface meets the timings requirements of the I^2C -bus specification and user manual rev. 03 for:

- Standard-mode (Sm) : with a bit rate up to 100 kbit/s
- Fast-mode (Fm) : with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+) : with a bit rate up to 1 Mbit/s.

The I²C timing requirements are guaranteed by design when the I²C peripheral is properly configured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to *Section 6.3.13: I/O port characteristics* for the I2C I/Os characteristics).

All I²C SDA and SCL I/Os embed an analog filter (see *Table 71* for the analog filter characteristics).



USB characteristics

The USB interface is USB-IF certified (full speed).

Symbol	Parameter	Мах	Unit
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs

1. Guaranteed by design.

Table 78. USB DC electrical charac	teristics
------------------------------------	-----------

Symbol	Parameter	Conditions	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit			
Input levels								
V _{DD}	USB operating voltage	-	3.0	3.6	V			
V _{DI} ⁽²⁾	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-				
V _{CM} ⁽²⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	V			
$V_{SE}^{(2)}$	Single ended receiver threshold	-	1.3	2.0				
Output levels								
V _{OL} ⁽³⁾	Static output level low	${\sf R}_{\sf L}$ of 1.5 $k\Omega$ to 3.6 ${\sf V}^{(4)}$	-	0.3	V			
V _{OH} ⁽³⁾	Static output level high	${\sf R}_{\sf L}$ of 15 ${\sf k}\Omega$ to ${\sf V}_{\sf SS}{}^{(4)}$	2.8	3.6	v			

1. All the voltages are measured from the local ground potential.

2. Guaranteed by characterization results.

3. Guaranteed by test in production.

4. $\ R_L$ is the load connected on the USB drivers.



7.4.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



Date	Revision	Changes		
		ADC now guaranteed down to 1.65 V.		
25-Jun-2014 3		Cover page: updated core speed, added minimum supply voltage for ADC, DAC and comparators.		
		Updated list of applications in <i>Section 1: Introduction</i> . Changed number of I2S interfaces to one in <i>Section 2: Description</i> .		
		Updated RTC/TIM21 in <i>Table 5: STM32L0xx peripherals interconnect matrix</i> .		
		Updated Table 4: Functionalities depending on the working mode (from Run/active down to standby).		
		Updated Section 3.4.1: Power supply schemes.		
	Updated Figure 4: STM32L053x6/8 TFBGA64 ballout - 5x 5 mm.			
	3	Updated V _{DDA} in <i>Table 24: General operating conditions</i> .		
		Splitted Table <i>Current consumption in Run mode, code with data processing running from Flash</i> into <i>Table 28</i> and <i>Table 29</i> and content updated. Splitted Table <i>Current consumption in Run mode, code with data processing running from RAM</i> into <i>Table 30</i> and <i>Table 31</i> and content updated. Updated <i>Table 32: Current consumption in Sleep mode, Table 33: Current consumption in Low-power run mode, Table 34: Current consumption in Low-power sleep mode, Table 35: Typical and maximum current consumptions in Stop mode, Table 36: Typical and maximum current consumptions in Standby mode, and added Table 37: Average current consumption during Wakeup.</i>		
		mode and added Table 39: Peripheral current consumption in Run or Sleep mode and added Table 39: Peripheral current consumption in Stop and Standby mode.		
		Updated <i>Table 46: HSI48 oscillator characteristics</i> . Removed note 1 below <i>Figure 19: HSE oscillator circuit diagram</i> .		
		Updated t _{LOCK} in <i>Table 49: PLL characteristics</i> .		
		Updated Table 51: Flash memory and data EEPROM characteristics and Table 52: Flash memory and data EEPROM endurance and retention		
		Updated Table 60: I/O AC characteristics.		
		Updated Table 62: ADC characteristics.		
		Updated Figure 46: Thermal resistance and added note 1.		

Table 87.	Document revision	history	(continued)
			、

