

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, LCD, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 28KB (16K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 11x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-UFQFN Exposed Pad |
| Supplier Device Package | 28-UQFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1938-i-mv |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH directive will set bit<7> if a label points to a location in program memory.

EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

| constants | | | |
|-------------|------------|---------|------|
| RETLW | DATAO | ;Index0 | data |
| RETLW | DATA1 | ;Index1 | data |
| RETLW | DATA2 | | |
| RETLW | data3 | | |
| my_function | on | | |
| ; LOI | IS OF CODE | | |
| MOVLW | LOW const | tants | |
| MOVWF | FSR1L | | |
| MOVLW | HIGH con: | stants | |
| MOVWF | FSR1H | | |
| MOVIW | 0[FSR1] | | |
| ; THE PROG | RAM MEMORY | IS IN W | |

3.2 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-2):

- 12 core registers
- · 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- · 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See Section 3.6 "Indirect Addressing" for more information.

Data Memory uses a 12-bit address. The upper seven bits of the address define the Bank address and the lower five bits select the registers/RAM in that bank.

3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation of the PIC16(L)F1938/9. These registers are listed below:

- INDF0
- INDF1
- PCL
- STATUS
- FSR0 Low
- FSR0 High
- FSR1 Low
- FSR1 High
- BSR
- WREG
- PCLATH
- INTCON

Note: The core registers are the first 12 addresses of every data memory bank.

4.6 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See Section 11.5 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

4.7 Register Definitions: Device ID

REGISTER 4-3: DEVICEID: DEVICE ID REGISTER⁽¹⁾

'1' = Bit is set

| | | R | R | R | R | R | R |
|-------|------|--------|------|------|------|------|-------|
| | | | DEV7 | DEV6 | DEV5 | DEV4 | DEV3 |
| | | bit 13 | | | | | bit 8 |
| | | | | | | | |
| R | R | R | R | R | R | R | R |
| DEV2 | DEV1 | DEV0 | REV4 | REV3 | REV2 | REV1 | REV0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:

R = Readable bit

'0' = Bit is cleared

-n = Value when blank or after Bulk Erase

bit 13-5 **DEV<8:0>:** Device ID bits

| DEVICE | DEVICEID<13:0> | | | | | | |
|-------------|----------------|----------|--|--|--|--|--|
| DEVICE | DEV<8:0> | REV<4:0> | | | | | |
| PIC16F1938 | 10 0011 101 | X XXXX | | | | | |
| PIC16F1939 | 10 0011 110 | X XXXX | | | | | |
| PIC16LF1938 | 10 0100 101 | X XXXX | | | | | |
| PIC16LF1939 | 10 0100 110 | X XXXX | | | | | |

bit 4-0 **REV<4:0>:** Revision ID bits

These bits are used to identify the revision (see the table under DEV<8:0> above).

Note 1: This location cannot be written.

5.2.2.6 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4X PLL associated with the External Oscillator Block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Words must be set to use the INTOSC source as the device system clock (FOSC<2:0> = 100).
- The SCS bits in the OSCCON register must be cleared to use the clock determined by FOSC<2:0> in Configuration Words (SCS<1:0> = 00).
- The IRCF bits in the OSCCON register must be set to the 8 MHz HFINTOSC set to use (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4xPLL, or the PLLEN bit of the Configuration Words must be programmed to a '1'.
- Note: When using the PLLEN bit of the Configuration Words, the 4xPLL cannot be disabled by software and the 8 MHz HFINTOSC option will no longer be available.

The 4xPLL is not available for use with the internal oscillator when the SCS bits of the OSCCON register are set to '1x'. The SCS bits must be set to '00' to use the 4xPLL with the internal oscillator.

5.2.2.7 Internal Oscillator Clock Switch Timing


When switching between the HFINTOSC, MFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-7). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC, MFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-7 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-1.

Start-up delay specifications are located in the oscillator tables in the applicable Electrical Specifications Chapter.



2: Asynchronous interrupt latency = 3-5 Tcy. Synchronous latency = 3-4 Tcy, where Tcy = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.

3: CLKOUT not available in all Oscillator modes.

4: For minimum width of INT pulse, refer to AC specifications in the applicable Electrical Specifications Chapter".

5: INTF is enabled to be set any time during the Q4-Q1 cycles.

EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY

| <pre>; This write routine assumes the following: ; 1. The 1b tytes of data are loaded, starting at the address in DATA_ADDR ; 2. Rach word of data to be writen is made up of two adjacent bytes in DATA_ADDR ; 3. A valid starting address (the least significant bits - 000) is loaded in ADDRHADDRL ; 4. ADDRH and ADDRL are located in shared data meany 0x7 - 0x7P (common AAR) ; 5. DEF INTCON_GIE ; Disable ints so required sequences will execute properly DATA_ADDR, is load initial address MOVWF EDEADRH ; MOVWF EDEADRH, ; MOVWF EDEADRH ; MOVWF</pre> | | LE 11-5: | | |
|--|----------|----------|--------------|--|
| <pre>2 Each word of data to be written is made up of two adjacent bytes in DATA_ADDR, stored in little endlam format 3 .4 valid starting address (the least significant bits - 000) is loaded in ADDRM.ADDRL 4. ADDRM and ADDRL are located in shared data memory 0x70 - 0x7F (common RAM) BARKNEL EXAMPH ; biable ints so required sequences will execute properly EANEXED EXAMPH ; biable ints so required sequences will execute properly EANEXED EXAMPH ; biable ints as required sequences will execute properly EANEXED F ; MOVWF EEADEN ; MOVWF EADEN ; MOVWF ADEN ; MOVWF ADEN ; MOVWF ADEN ; MOVWF ADEN ; MOVWF ADEN ; MOVWF ; MOVWF</pre> | | | | - |
| <pre> stored in little endian format stored in district endian format stored in din district endian stored</pre> | | - | | |
| <pre>3 3. A valid starting address (the least significant bis = 000) is loaded in ADDBH:ADDBL 4. ADDBH and ADDBL are located in shared data memory 0x70 - 0x7F (common RAM) BANKSEL FEADBH BANKSEL FEADBL BANKSEL FEADBL</pre> | | | | |
| <pre>; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F (common RAM) ; BCF INTCON.GEE ; Disable ints so required sequences will execute properly ADDRH,W ; Dank 3 MOVE ADDRH,W ; Load initial address MOVE ADDRH,W ; Load initial data address NOVE EXECUT, ; NOVIN LOW DATA_ADDR, ; Load initial data address NOVWF FSROM ; NOVIN LOW DATA_ADDR, ; Load initial data address NOVWF FSROM ; NOVIN LOW DATA_ADDR, ; Load initial data address NOVWF FSROM ; NOVIN LOW DATA_ADDR, ; Load initial data address NOVWF FSROM ; NOVIN LOW DATA_ADDR, ; Load initial data address NOVWF FSROM ; NOVIN LOW DATA_ADDR, ; Load initial data address NOVWF FSROM ; NOVIN HIGH DATA_ADDR, ; Load initial data address NOVWF FSROM ; NOVIN HIGH DATA_ADDR, ; Load initial data address NOVWF FSROM ; NOVIW FSROM ; Load first data byte into lower NOVWF EEDATL ; NOVF EEDATL ; NOVF EEDATL ; NOVF EEDATL ; NOVF EEDATL ; NOVWF EEDATL ; NOVF EEDATL ; NOVF EEDATL ; NOVWF EEDATL ; NOVWF EEDATL ; NOVF EEDATL ; N</pre> | | | | |
| <pre> FOF INTCON,GIE ; Disable ints so required sequences will execute properly EADEM ; Dank 3 MOVEP ADDEN,W ; Load initial address MOVUP EADEM,W ; Load initial address MOVUP EADEM,W ; Load initial address MOVUP FEADEM ; Load initial data address MOVUP FEADEM ; Load first data byte into processor NOVE FEADEM ; Load first data byte into upper MOVUP FEADEM ; Load second data byte into upper MOVUP FEADEM ; Load second data byte into upper MOVUP FEADEM ; MOVUP EEDEM ; MOVUP EEDEM ; NOVE EEDEM ; Load second data byte into upper MOVUP EEDEM ; MOVUP EEDEM ; MOVUP EEDEM ; NOVUP EADEM ;</pre> | | | - | - |
| BANKSEL FRADRI : Bank 3 | | | | |
| MOVE EADRH ; Load initial address MOVE EADRH ; MOVE EEADRH ; MOVE EEADRH ; MOVE EEADRH ; MOVE EEADRH ; MOVE EEADRH ; MOVE EEADRH ; MOVE FEROL ; MOVE FEROL ; MOVE FEROL ; MOVE FEROL ; MOVE FEROH ; BSF EECONI,EERO ; Not configuration space BSF EECONI,FCS ; Not configuration space NOVIN CAN7 ; Check if lower bits of address are '000' NOVIN CAN7 ; Check if lower both last of 8 addresses ANDLM CAO7 ; Check if we're on the last of 8 addresses ANDLM CAO7 ; Nites State of required write sequence: NOVIN CARA MOVIN EECON2 ; Write AAh SF EECONI,WR ; Still loading latches Increment address START_MRITE BCF EECON1,WR ; Still loading latches Increment address MOVIN EECON2 ; Write Sh MOVIN | | BCF | INTCON, GIE | ; Disable ints so required sequences will execute properly |
| MOVEF EEADRL, # ; MOVEF ADDR.W ; MOVEF EEADRL ; MOVEF EEADRL ; MOVEF FERCE MOVEF FERCE BOF FECONI, EEADR ; Load initial data address MOVEF FERCE BOF FECONI, EEAD ; LOOP MOVEF FERCE BOF EECONI, EEA ; MOVEF EEATL ; MOVEF EEATL ; MOVEF EEADRL ; MO | | BANKSEL | EEADRH | ; Bank 3 |
| MOVF EADRL, W ; MOVE EADRL ; MOVIN LOW DATA ADDR ; Load initial data address MOVNF FSROL ; MOVINF HIGH DATA_ADDR ; Load initial data address MOVNF FSROH ; BSF BECONI.EDECO ; Point to program memory BSF BECONI.EDECO ; Point to program memory BSF EECONI.EDECO ; Point to program memory MOVINF FSROH ; Load first data byte into lower MOVINF EEDAIL ; MOVINF EEDAIL ; MOVINF EEDAIL ; MOVINF EEDAIT ; MOVINF EEDAIT ; MOVINF EECONI ; Check if lower bits of address are '000' XOLW 0x07 ; Check if lower bits of address are '000' XOLW 0x07 ; Check if lower bits of address are '000' XOLW 0x07 ; EECONI ; Exit if last of eight words, GOTO START_WRITE ; MOVINF EECONI ; Start of required write sequence: MOVINF EECONI ; Write 3Ah BSF EECONI ; Write 3Ah BSF EECONI ; Write AAh SSTART_WRITE ECONI ; No more loading latches Increment address START_WRITE EECONI,LWLO ; No more loading latches - Actually start Flash program ; memory write BSF EECONI ; Write AAh BCF EECONI,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence: ; MOVINF EECONI ; Write AAh ; memory write BCF EECONI,WR ; Start of required write sequence: ; Processor will stop here and wait for write complete. ; After write processor continues with 3rd instruction. BCF EECONI,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction ; after write processor continues with 3rd instruction ; after write sequence ; Processor continues with 3rd instruction ; after write sequence ; Processor continues with 3rd instruction | | MOVF | ADDRH,W | ; Load initial address |
| MOVWF EEADRL, ; MOVUF LOB DATA ADDR ; Load initial data address MOVWF FSROL ; MOVUF HIGH DATA ADDR ; Load initial data address MOVWF FSROL ; BSF EECON1,EFG ; Point to program memory BSF EECON1,FFG ; Not configuration space BSF EECON1,FREN ; Enable writes BSF EECON1,FREN ; Doald Write Latches MOVWF EEDATL ; MOVUF EEDATE ; MOVUF EECON1, LWLO ; Check if lower bits of address are '000' XORLW 0x07 ; Check if we're on the last of 8 addresses MOVUF EEDATE ; MOVUF EECON2 ; Write S5h MOVUF EECON2 ; Write S5h MOVUF EECON2 ; Write S5h MOVUF EECON2 ; Write AAh EECON1, WR ; Set WR bit to begin write MOVF EECON2 ; Write AAh EECON1, WR ; Set WR bit to begin write sequence NOP ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EECON1, LWLO ; No more loading latches - Actually start Flash program ; memory write BCF EECON2 ; Write AAh EECON1, LWLO ; No more loading latches - Actually start Flash program ; memory write BCF EECON2 ; Write AAh EECON2 ; Write AAh EECON1, LWLO ; No more loading latches - Actually start Flash program ; memory write BCF EECON2 ; Write AAh EECON2 ; Write AAh | | MOVWF | EEADRH | ; |
| MOVUM LOW DATA_ADDR ; Load initial data address MOVWF FSROL ; Load initial data address MOVWF FSROH ; Load initial data address MOVWF FSROH ; Point to program memory BCF EECON1.CECS ; Not configuration space BSF EECON1, LWLO ; Only Load Write Latches MOVWF EEDATL ; MOVWF EEDATL ; MOVWF EEDATL ; MOVWF EEDATH ; MOVWF EECON2 ; Write Sch MOVWF EECON2 ; Write AAH EECON2 ; Write AAH EECON2 ; Write Sch MOVWF EECON2 ; Write AAH EECON2 ; Write AAH E | | | | ; |
| MOVWE FEROL _ ; MOVWE FEROL _ ; MOVWE FERO ADDR ; Load initial data address MOVWE FEROH ; BF EECONI, FERS ; Not configuration space BF EECONI, WEN ; Enable writes BF EECONI, WEN ; Doad Write Latches LOOP MOVIE FEROTL ; MOVIE FEROTL ; MOVIE FEROTL ; MOVIE EEDATL ; MOVVE EEDATL ; MOVVE EEDATH ; MOVVE EECON2 ; Write last of address are '000' XORIM 0x07 ; Check if lower bits of address are '000' XORIM 0x07 ; Check if we're on the last of 8 addresses ADDVWE EECON2 ; Write Sch MOVIE EECON2 ; Write Sch MOVIE EECON2 ; Write AAN EECON2 ; Write AAN BFF EECON2 ; Write AAN BFF EECON2 ; Write AAN BFF EECON2 ; Write AAN BFF EECON2 ; Write AAN BFF EECON1, WR ; Sturt of required write sequence ; After write processor continues with 3rd instruction. INCF EEADEL, F ; Still loading latches - Actually start Flash program MOVIE EECON2 ; Write AAN EECON1, LWLO ; No more loading latches - Actually start Flash program memory write START_WRITE BCF EECON1, LWLO ; No more loading latches - Actually start Flash program MOVIE EECON2 ; Write AAN BCF EECON1, WE ; Start of required write sequence: ; After write processor continues with 3rd instruction ECF EECON1, WEN ; Start of processor continues with 3rd instruction BCF EECON1, WEN ; Start of required write sequence ; Processor will stop here and wait for write complete. ; After write processor continues with 3rd instruction ; After write processor | | | | ; |
| MOVLW HIGH DATA_ADDR / Load initial data address MOVWF FSR0H ; BSF EECON1,SER6D ; Point to program memory BSF EECON1,SER6D ; Point to program memory BSF EECON1,SER6D ; Only Load Write Latches BSF EECON1,LNLO ; Only Load Write Latches LOOP MOVIW FSR0++ ; Load first data byte into lower MOVWF EEDATL ; MOVWF EEDATL ; MOVWF EEDATL ; MOVF EECATE ; MOVF EECATE ; MOVF EECATE ; MOVF EECATE ; MOVF EECATE ; MOVF EECON2 ; Write 35h MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE ECCN2 ; Write Abh ECC ECON1,LNLO ; No more loading latches - Actually start Flash program MOVIM 0AAh ; MOVIM 0AAH ; | | | _ | ; Load initial data address |
| MOWNE FISCH, EECONI, MEDEGD ; Point to program memory ECF EECONI, WEND ; Enable writes ESF EECONI, WEND ; Enable writes ESF EECONI, WEND ; Only Load Write Latches LOOP MOVIW FISCH+ ; Load first data byte into lower MOVIW FISCH+ ; Load first data byte into upper MOVIW FISCH+ ; Load second data byte into upper MOVIW FISCH+ ; Load second data byte into upper MOVIW FISCHTH ; MOVF EEDATH ; MOVF EEDATH ; MOVF EEDATH ; MOVF EEDATH ; MOVF EECON2 ; Exit if last of eight words, GOTO START_WRITE ; MOVE EECON2 ; Write S5h MOVIW 0AAh ; EECON2 ; Write AAh EFF EECON1,WR ; Start of required write sequence: MOVIW 0AAh ; MOVF EECON2 ; Write AAh EFF EECON1,WR ; Start of begin write ; Any instructions here are ignored as processor ; halts to begin write sequence ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADEL,F ; Still loading latches Increment address GOTO LOOP ; Write S5h MOVIW 0AAh ; EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write START_WRITE ECF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVIW 0AAh ; MOVIW 0AAh ; EECON2 ; Write S5h MOVIW 0AAh ; EECON2 ; Write S5h MOVIW 0AAh ; EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVIW 0AAh ; EECON2 ; Write AAh EECON2 ; Write AAH EFCON2 ; Write AAH EFCON3 ; Start of required write sequence: NOP ; Any instructions here are ignored as processor ; halts to begin write ; Arty instructions here are ignored as processor ; halts to begin write sequence ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction ECF EECON1,WREN ; Disable writes | | | | ; |
| BSF EECON1, EPECD ; Point to program memory BCF EECON1, CFGS ; Not configuration space BSF EECON1, LWLO ; Only Load Write Latches LOOP MOVIW FSR0++ ; Load first data byte into lower MOVWF EEDATL ; MOVWF EEDATL ; MOVWF EEDATR ; MOVF EEADRL,W ; Check if lower bits of address are '000' XORLW 0x07 ; Check if we're on the last of 8 addresses ANDIM 0x07 ; Check if we're on the last of 8 addresses GOTO START WRITE ; MOVIW EECON2 ; Write 3ch eight words, GOTO START WRITE ; MOVIW EECON2 ; Write 5ch MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Start of required write sequence: MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write NOP ; Processor will stop here and wait for write to complete. , After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches - Actually start Flash program , memory write MOVIW 55h ; Start of required write sequence: MOVWF EECON2 ; Write AAh START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program , memory write MOVIM 55h ; Start of required write sequence: MOVIM 55h ; Start of required write sequence: MOVIM 0AAh ; MOVIM 0AAh ; Write first for sequence is processor ; halts to begin write BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVIM 0AAh ; MOVIM 0AAA ; BCF EECON2 ; Write AAh BCF EECON2 ; Write AAh BCF EECON1,WREN ; Set WR bit to begin write ; Ary instructions here are ignored as processor ; halts to begin write sequence ; Arter write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes | | | - | ; LUAU INITIAL UATA AUDRESS . |
| BCF EECON1, CFGS ; Not configuration space BSF EECON1, WENN ; Enable writes BSF EECON1, LWLO ; Only Load Write Latches MOVIN FSR0++ ; Load first data byte into lower MOVIN FSR0++ ; Load second data byte into upper MOVIN FSR0++ ; Load second data byte into upper MOVF EEDATL ; MOVF EEDATH ; MOVF Start of required writes and '000' XCRE Work FECON2 ; Write Sh ; Satur of required write sequence: NOP ; And instructions here are ignored as processor NOP ; After write processor continues with 3rd instruction. INCF EEDATL,F | | | | ; . Deint to program memory |
| BSF EECON1, WEEN ; Enable writes BSF EECON1, IWLO ; Only Load Write Latches HOVIW FSR0++ ; Load first data byte into lower MOVIW FSR0++ ; Load second data byte into upper MOVWF EEDATL ; MOVF EEADRL,W ; Check if lower bits of address are '000' XORIW AXO7 ; Check if we're on the last of 8 addresses ANDLW DXO7 ; Check if we're on the last of 8 addresses ANDLW DXO7 ; EEADRL,W ; Check if lower bits of address are '000' XORIW AXO7 ; Check if we're on the last of 8 addresses ANDLW DXO7 ; EECON2 ; Exit if last of eight words, GOTO START_WRITE ; MOVUW DAAh ; WOVWF EECON2 ; Write AAh EECON1 WR ; Set WR bit to begin write BSF EECON1,WR ; Set WR bit to begin write sequence: NOP ; Processor will stop here and wait for write to complete. , After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE ECF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVIW DAAh ; MOVIW DAAh ; MOVIW DAAh ; MOVIW DAAh ; MOVIW EECON2 ; Write 55h MOVIW DAAh ; MOVIW DAAh ; MOVIW DAAh ; MOVIW DAAh ; MOVIW DAAh ; MOVIW DAAh ; MOVIW EECON2 ; Write Start of required write sequence: MOVIW EECON2 ; Write Start of required write sequence: MOVIW DAAh ; MOVIW DAAh ; BSF EECON1,WR ; Start of required write sequence: NOP ; Any instructions here are ignored as processor ; halts to begin write ECF EECON1,WR ; Start of required write sequence; NOP ; Any instructions here are ignored as processor ; halts to begin write sequence ; After write processor continues with 3rd instruction ECF EECON1,WREN ; Disable writes | | | | |
| DOP BSF EECON1, LWLO ; Only Load Write Latches MOVIW FSR0++ ; Load first data byte into lower MOVWF EEDATL ; MOVWF EEDATH ; MOVF EEADRL, W ; Check if lower bits of address are '000' XORLW 0x07 ; Check if we're on the last of 8 addresses ANDLW 0x07 ; Check if we're on the last of 8 addresses ANDLW 0x07 ; Check if last of eight words, GOTO START_WRITE ; MOVIM 55h ; Start of required write sequence: MOVIM 0AAh ; MOVWF EECON2 ; Write 55h MOVIM 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1, WR ; Still loading latches are ignored as processor ; halts to begin write sequence NOP ; Frocessor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL, F ; Still loading latches - Actually start Flash program ; memory write START_WRITE ECF EECON1, LWLO ; No more loading latches - Actually start Flash program ; memory write MOVIM 0AAh ; Write 55h MOVIM 55h ; Start of required write sequence: MOVIM 6AAh ; MOVIM 55h ; Start of required write sequence: MOVIM 55h ; Start of required write sequence: MOVIM 55h ; Start of required write sequence: MOVIM 6AAh ; MOVIM 6AAh ; MOVIM 6AAh ; MOVIM 55h ; Start of required write sequence: NOP ; Write AAh BSF EECON2 ; Write 55h MOVIM 6AAh ; MOVIM 6AAh ; START of EECON2 ; Write Start of required write sequence: NOP ; Start of required write sequence: NOP ; Start of required write sequence: ; After write processor continues with 3rd instruction ECF EECON1, WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence ; After write processor continues with 3rd instruction ECF EECON1, WREN ; Disable writes | | | | |
| LOOP MOVIW FSR0++ ; Load first data byte into lower MOVWF EEDATL ; MOVWF EEDATH ; MOVWF EEDATH ; MOVWF EEDATH ; MOVF EEDATH ; MOVWF EECON2 ; Write Jast of eight words, GOTO START_WRITE ; MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write 55h NOP ; Any instructions here are ignored as processor ; halts to begin write sequence ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE ECF EECON1 ; Start of required write sequence: ; No more loading latches - Actually start Flash program ; memory write MOVIW 55h ; Start of required write sequence: ; Write 55h MOVIW 55h ; Start of required write sequence: ; Write 55h MOVIW 55h ; Start of required write sequence: ; MOVIW 55h ; Start of required write sequence: ; NOV WT EECON2 ; Write 55h MOVIW 64Ah ; ; Movie 55h ; Start of required write sequence: ; After write processor continues with 3rd instruction ; And is true begin write ; Start of required write sequence: ; Ant is to begin write sequence ; Any instructions here are ignored as processor ; halts to begin write sequence ; Any instructions here are ignored as processor ; halts to begin write sequence ; Any instructions here are ignored as processor ; halts to begin write sequence ; Any instructions here are ignored as processor ; halts to begin write sequence ; Any instructions here are ignored as processor ; halts to begin write sequence ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction ; BECM ; Disable writes | | | | |
| MOVIN FSR0++ ; Load first data byte into lower MOVWF EEDATL ; MOVWF EEDATR ; MOVF EECON2 ; Check if lower bits of address are '000' XORLW 0x07 ; Check if we're on the last of 8 addresses ANDLW 0x07 ; Check if we're on the last of 8 addresses ANDLW 0x07 ; Check if we're on the last of 8 addresses GOTO START_WRITE ; MOVLW 0x07 ; BTFSC STATUS,2 ; Exit if last of eight words, GOTO START_WRITE ; MOVLW 0AAh ; MOVLW 0AAh ; MOVWF EECON2 ; Write 55h NOP ; Start of required write sequence: NOP ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_NRITE ECON2 ; Write AAh BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write NOVWF EECON2 ; Write 55h MOVIW 0AAh ; MOVUW 55h ; Start of required write sequence: NOP ; Start of required write sequence: NOV START WRITE ; ECON2 ; Write AAh SF EECON1, LWLO ; No more loading latches - Actually start Flash program ; memory write START_NRITE ECON2 ; Write AAh SF EECON2 ; Write AAh SF EECON2 ; Write AAh MOVUW 55h ; Start of required write sequence: NOP ; SF EECON2 ; Write AAh MOVUW 55h ; Start of required write sequence: NOP ; SF WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence ; After write processor continues with 3rd instruction ECF EECON1,WREN ; Disable writes | LOOP | 201 | / IIIDO | , |
| MOVWF EEDATL ; MOVTW FSR0++ ; Load second data byte into upper MOVF EEDATH ; MOVE EECON2 ; MOVE EECON2 ; MOVE EECON2 ; NOP ; Set WR bit to begin write sequence NOP ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches - Actually start Flash program MOVIW S5h ; Start of required write sequence: | - | MOVIW | FSR0++ | ; Load first data byte into lower |
| MOVIW FSR0++ ; Load second data byte into upper MOVWF EEDATH ; MOVF EEADRL,W ; Check if lower bits of address are '000' XORUW 0x07 ; Check if we're on the last of 8 addresses ANDLW 0x07 ; Check if we're on the last of 8 addresses ANDLW 0x07 ; Ext of required writes GOTO START_WRITE ; MOVLW S5h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh BSF EECON1, WR ; Set WR bit to begin write NOP ; Processor will stop here and wait for write to complete. NOP ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches - Actually start Flash program MOVEF ECCON2 ; Write AAh BCF EECON1,LWLO ; No more loading latches - Actually start Flash program MOVEF EECON2 ; Write 55h MOVEF EECON2 ; Write 55h MOVEF EECON2 ; Write 55h MOVEF EECON2 < | | | | ; |
| MOVF EEADRL,W ; Check if lower bits of address are '000' XORLW 0x07 ; Check if we're on the last of 8 addresses ANDLW 0x07 ; BTFSC STATUS,Z ; Exit if last of eight words, GOTO START_URITE ; MOVLW S5h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write begin write NOP ; Set WR bit to begin write sequence: NOP ; Processor will stop here and wait for write to complete. NOP ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE ECCN1,LWLO ; No more loading latches - Actually start Flash program MOVLW 55h ; Start of required write sequence: MOVIM 55h ; Start of required write sequence: MOVUWF EECON2 ; Write 55h MOVUWF EECON2 ; Write S5h MOVUWF EECON1 ; Wri | | MOVIW | FSR0++ | ; Load second data byte into upper |
| XORLW 0x07 ; Check if we're on the last of 8 addresses ANDLW 0x07 ; ANDLW 0x07 ; BTFSC STATUS,Z ; Exit if last of eight words, GOTO START_WRITE ; MOVUW S5h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh BSF EECON1, WR ; Set WR bit to begin write NOP | | MOVWF | EEDATH | ; |
| XORLW 0x07 ; Check if we're on the last of 8 addresses ANDLW 0x07 ; ANDLW 0x07 ; BTFSC START_WRITE ; GOTO START_WRITE ; MOVUW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write NOP | | | | |
| ANDLW 0x07 ; BTFSC STATUS,Z ; Exit if last of eight words, GOTO START_WRITE ; MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: MOVLW 55h ; Start of required write sequence: MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1, WR ; Set WR bit to begin write NOP ; Write AAh BSF EECON1, WR ; Set WR bit to begin write NOP ; Processor will stop here and wait for write complete. ; Any instructions here are ignored as processor ; halts to begin write sequence: ; Any instructions here are ignored as processor ; halts to begin write sequence ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction BCF EECON1, WREN ; Disable writes | | | | |
| BTFSC STATUS,2 ; Exit if last of eight words, GOTO START_WRITE ; MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOUWW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh BSF BECON1,WR ; Set WR bit to begin write MOVWF EECON2 ; Write Sh MOVWF EECON2 ; Write Sh MOVWF EECON2 ; Write AAh BSF BECON1,WR ; Set WE bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes | | | | ; Check if we're on the last of 8 addresses |
| GOTO START_WRITE ; MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVWF EECCN2 ; Write 55h MOVWF EECCN2 ; Write 55h MOVWF EECCN2 ; Write 55h MOVWF EECCN2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence ; Processor will stop here and wait for write complete. ; After write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes | | | | |
| MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh BSF EECON1, WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE ECF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVIW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh ESF EECON1, WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write ECF EECON1, WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence. NOP ; Processor will stop here and wait for write complete. ; Ary instructions here are ignored as processor ; halts to begin write ECF EECON1, WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction ECF EECON1, WR ; Disable writes | | | | - |
| MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: WOVWF EECON2 ; Write 55h MOVLW 0AAh ; WOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write BSF EECON1,WR ; Set WR bit to begin write NOP ; Processor will stop here and wait for write complete. ; Alter write processor continues with 3rd instruction ECF EECON1,WREN ; Disable writes | | 6010 | SIAKI_WKIIE | ' |
| MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: WOVWF EECON2 ; Write 55h MOVLW 0AAh ; WOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write BSF EECON1,WR ; Set WR bit to begin write NOP ; Processor will stop here and wait for write complete. ; Alter write processor continues with 3rd instruction ECF EECON1,WREN ; Disable writes | | MOVLW | 55h | ; Start of required write sequence: |
| <pre>NOP ; halts to begin write sequence ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write 55h BSF EECON1,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes</pre> | | | | |
| <pre>NOP ; halts to begin write sequence ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write 55h SFF EECON1,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes</pre> | - O | MOVLW | 0AAh | ; |
| <pre>NOP ; halts to begin write sequence ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write 55h SFF EECON1,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes</pre> | irec | MOVWF | EECON2 | ; Write AAh |
| NOP ; halts to begin write sequence ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVUW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes | nba | BSF | EECON1,WR | ; Set WR bit to begin write |
| NOP; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction.INCF GOTOEEADRL,F LOOP; Still loading latches Increment address Write next latchesSTART_WRITE BCFEECON1,LWLO; No more loading latches - Actually start Flash program ; memory writeMOVLW MOVUW55h MOVUW; Start of required write sequence: Write 55hMOVLW MOVUW55h MOVUW; Write 55hBSF NOP NOPEECON1, WR Page Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence ; Processor will stop here and wait for write complete.BCFEECON1, WREN; after write processor continues with 3rd instruction ; Disable writes | S, R | NOP | | ; Any instructions here are ignored as processor |
| <pre>; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE ECF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh ESF EECON1,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction ECF EECON1,WREN ; Disable writes</pre> | | | | |
| INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVUW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence ; Processor will stop here and wait for write complete. BCF EECON1,WREN ; Disable writes | | NOP | | ; Processor will stop here and wait for write to complete. |
| GOTO LOOP ; Write next latches START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write NOP ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write complete. BCF EECON1,WREN ; Disable writes | | | | ; After write processor continues with 3rd instruction. |
| GOTO LOOP ; Write next latches START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write NOP ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write complete. ECF EECON1,WREN ; Disable writes | | INCF | EEADRL,F | ; Still loading latches Increment address |
| BCF EECON1,LWLO ; No more loading latches - Actually start Flash program MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write NOP ; Any instructions here are ignored as processor NOP ; Processor will stop here and wait for write complete. gafter write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes | | | | |
| BCF EECON1,LWLO ; No more loading latches - Actually start Flash program memory write ; memory write MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write NOP ; Any instructions here are ignored as processor NOP ; halts to begin write sequence NOP ; Processor will stop here and wait for write complete. gafter write processor continues with 3rd instruction BCF BCF EECON1,WREN ; Disable writes | | | | |
| wovlw 55h ; start of required write sequence: wovwr EECON2 ; Write 55h Movlw 0AAh ; MovWr EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write NOP ; Any instructions here are ignored as processor NOP ; Processor will stop here and wait for write complete. gef EECON1,WREN ; Disable writes | START_V | | | |
| MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write NOP ; Any instructions here are ignored as processor NOP ; Processor will stop here and wait for write complete. EEF EECON1,WREN ; Disable writes | | BCF. | EECONI, LWLO | |
| MOVWF EECON2 ; Write 55h MOVLW OAAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write NOP ; Any instructions here are ignored as processor NOP ; Processor will stop here and wait for write complete. | | | | ; memory write |
| MOVWF EECON2 ; Write 55h MOVLW OAAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write NOP ; Any instructions here are ignored as processor NOP ; Processor will stop here and wait for write complete. | | MOVIT | 556 | · Start of required write sequence. |
| Boy MOVLWOAAh MOVWF; EECON2 EECON1,WR; Write AAh ; Set WR bit to begin write ; Any instructions here are ignored as processor ; halts to begin write sequence ; halts to begin write sequence ; Processor will stop here and wait for write complete.NOP;;BCFEECON1,WREN;BCFEECON1,WREN;Disable writes; | | | | |
| NOP ; halts to begin write sequence ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes | σø | | | |
| NOP ; halts to begin write sequence ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes | enc | | | |
| NOP ; halts to begin write sequence ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes | nbə | | | |
| NOP ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes | Se R | NOP | | - |
| ; after write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes | | | | |
| BCF EECON1,WREN ; Disable writes | | NOP | | ; Processor will stop here and wait for write complete. |
| BCF EECON1,WREN ; Disable writes | <u> </u> | | | . often white processor continues with Jud instance ' |
| | | BCF | FECON1 WDEN | |
| | | | | |
| | | 201 | | , |




FIGURE 13-1: INTERRUPT-ON-CHANGE BLOCK DIAGRAM

15.2 ADC Operation

15.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

| Note: | The GO/DONE bit should not be set in the |
|-------|--|
| | same instruction that turns on the ADC. |
| | Refer to Section 15.2.6 "A/D Conver- |
| | sion Procedure". |

15.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

15.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

15.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

15.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger of the CCPx/ECCPX module allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

TABLE 15-2: SPECIAL EVENT TRIGGER

| Device | CCPx/ECCPx |
|---------------|------------|
| PIC16(L)F193X | CCP5 |

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to Section 23.0 "Capture/Compare/PWM Modules" for more information.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|----------------------|--------------|-----------------|----------------|----------|-----------|-----------------------|-----------------------|-----------------------|---------------------|
| CCPxCON | PxM< | 1:0> (1) | DCxB | 8<1:0> | | CCPx | √<3:0> | | 228 |
| CCPxAS | CCPxASE | CCPxAS2 | CCPxAS1 | CCPxAS0 | PSSxA | .C<1:0> | PSSxB | D<1:0> | 231 |
| CCPTMRS0 | C4TSE | L<1:0> | C3TSE | L<1:0> | C2TSE | EL<1:0> | C1TSE | EL<1:0> | 229 |
| CCPTMRS1 | — | — | _ | | _ | — | C5TSE | :L<1:0> | 230 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 90 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 91 |
| PIE2 | OSFIE | C2IE | C1IE | EEIE | BCLIE | LCDIE | — | CCP2IE | 92 |
| PIE3 | — | CCP5IE | CCP4IE | CCP3IE | TMR6IE | — | TMR4IE | — | 93 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 94 |
| PIR2 | OSFIF | C2IF | C1IF | EEIF | BCLIF | LCDIF | — | CCP2IF | 95 |
| PIR3 | — | CCP5IF | CCP4IF | CCP3IF | TMR6IF | — | TMR4IF | — | 96 |
| PRx | Timer2/4/6 P | Period Registe | er | | | | | | 201* |
| PSTRxCON | — | - | — | STRxSYNC | STRxD | STRxC | STRxB | STRxA | 233 |
| PWMxCON | PxRSEN | | | | PxDC<6:0> | | | | 232 |
| TxCON | — | | TxOUT | PS<3:0> | | TMRxON | TxCKP | 'S<:0>1 | 203 |
| TMRx | Timer2/4/6 N | Iodule Regist | odule Register | | | | | 201 | |
| TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 125 |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 130 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 134 |
| TRISD ⁽²⁾ | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 137 |
| TRISE | — | — | — | — | (3) | TRISE2 ⁽²⁾ | TRISE1 ⁽²⁾ | TRISE0 ⁽²⁾ | 140 |

TABLE 23-10: SUMMARY OF REGISTERS ASSOCIATED WITH ENHANCED PWM

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

Note 1: Applies to ECCP modules only.

2: These registers/bits are not implemented on PIC16(L)F1938 devices, read as '0'.

3: Unimplemented, read as '1'.

* Page provides register information.

24.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an I^2C Slave in 10-bit Addressing mode.

Figure 24-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I^2C communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Master sends matching high address with R/W bit clear; UA bit of the SSPSTAT register is set.
- 4. Slave sends ACK and SSPIF is set.
- 5. Software clears the SSPIF bit.
- 6. Software reads received address from SSPBUF clearing the BF flag.
- 7. Slave loads low address into SSPADD, releasing SCL.
- 8. Master sends matching low address byte to the Slave; UA bit is set.

Note: Updates to the SSPADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPIF is set.

Note: If the low address does not match, SSPIF and UA are still set so that the slave software can set SSPADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. Slave clears SSPIF.
- 11. Slave reads the received matching address from SSPBUF clearing BF.
- 12. Slave loads high address into SSPADD.
- 13. Master clocks a data byte to the slave and clocks out the slaves ACK on the ninth SCL pulse; SSPIF is set.
- 14. If SEN bit of SSPCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPIF.
- 16. Slave reads the received byte from SSPBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

24.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 24-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 24-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.

24.6 I²C Master Mode

Master mode is enabled by setting and clearing the appropriate SSPM bits in the SSPCON1 register and by setting the SSPEN bit. In Master mode, the SDA and SCK pins must be configured as inputs. The MSSP peripheral hardware will override the output driver TRIS controls when necessary to drive the pins low.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I²C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDA and SCL lines.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt, if enabled):

- Start condition detected
- · Stop condition detected
- · Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated
 - Note 1: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur
 - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

24.6.1 I²C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCL. See Section 24.7 "Baud Rate Generator" for more detail.

| R-0/0 | R-1/1 | U-0 | R/W-0/0 | R/W-0/0 | U-0 | R/W-0/0 | R/W-0/0 | |
|------------------|---|--|-----------------|------------------|------------------|------------------|---------------|--|
| ABDOVF | RCIDL | — | SCKP | BRG16 | _ | WUE | ABDEN | |
| bit 7 | · | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | | |
| u = Bit is unch | nanged | x = Bit is unk | nown | -n/n = Value | at POR and BC | R/Value at all c | other Resets | |
| '1' = Bit is set | | '0' = Bit is cle | eared | | | | | |
| | | | | | | | | |
| bit 7 | | uto-Baud Dete | ct Overflow bit | | | | | |
| | Asynchronou | <u>is mode</u> : id timer overflo | wed | | | | | |
| | | id timer did not | | | | | | |
| | Synchronous | <u>s mode</u> : | | | | | | |
| | Don't care | | | | | | | |
| bit 6 | | eive Idle Flag b | it | | | | | |
| | Asynchronou 1 = Receiver | | | | | | | |
| | | has been recei | ved and the re | ceiver is receiv | ring | | | |
| | Synchronous | | | | 0 | | | |
| | Don't care | | | | | | | |
| bit 5 | - | nted: Read as | | | | | | |
| bit 4 | SCKP: Synchronous Clock Polarity Select bit | | | | | | | |
| | Asynchronous mode: 1 = Transmit inverted data to the TX/CK pin | | | | | | | |
| | | non-inverted data | • | | | | | |
| | Synchronous | <u>mode</u> : ocked on rising edge of the clock | | | | | | |
| | | locked on fallir | | | | | | |
| bit 3 | | oit Baud Rate (| | | | | | |
| | 1 = 16-bit Baud Rate Generator is used | | | | | | | |
| | 0 = 8-bit Ba | ud Rate Gener | ator is used | | | | | |
| bit 2 | Unimpleme | nted: Read as | '0' | | | | | |
| bit 1 | WUE: Wake | -up Enable bit | | | | | | |
| | Asynchronous mode: | | | | | | | |
| | | r is waiting for natically clear a | | | will be received | l, byte RCIF wil | I be set. WUE | |
| | 0 = Receiver is operating normally | | | | | | | |
| | Synchronous | <u>s mode</u> : | | | | | | |
| hit 0 | Don't care | o-Baud Detect | Enable bit | | | | | |
| bit 0 | ABDEN: Aut Asynchronou | | | | | | | |
| | | | e is enabled (r | lears when au | to-baud is com | plete) | | |
| | | ud Detect mod | | | | 2.010) | | |
| | Synchronous | | | | | | | |
| | Don't care | | | | | | | |

REGISTER 25-3: BAUDCON: BAUD RATE CONTROL REGISTER

25.4 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table 25-3 contains the formulas for determining the baud rate. Example 25-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various Asynchronous modes have been computed for your convenience and are shown in Table 25-3. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.


If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

EXAMPLE 25-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

Desired Baud Rate = $\frac{FOSC}{64([SPBRGH:SPBRG] + 1)}$

Solving for SPBRGH:SPBRGL:




| U-0 | U-0 | U-0 | U-0 | R/W-0/0 ⁽²⁾ | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-----------------------|--------------|--------------------|-------------------------|------------------------|-------------------|-------------------|-----------|
| | | — | | CPSC | H<3:0> | | |
| bit 7 | · | • | • | | | | bit |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | bit | U = Unimpleme | ented bit, read a | as '0' | |
| u = Bit is unch | anged | x = Bit is unkn | own | -n/n = Value at | POR and BOR | /Value at all oth | er Resets |
| '1' = Bit is set | U | '0' = Bit is clea | red | | | | |
| | | | | | | | |
| bit 7-4 | Unimplemer | nted: Read as '0' | | | | | |
| bit 3-0 | CPSCH<3:0 | Capacitive Ser | sing Channe | el Select bits | | | |
| | If CPSON = (|): | U | | | | |
| | These b | its are ignored. N | lo channel is | selected. | | | |
| | If CPSON = | <u>l</u> : | | | | | |
| | 0000 = | channel 0, (CP | S0) | | | | |
| | 0001 = | channel 1, (CP | S1) | | | | |
| | 0010 = | channel 2, (CP | S2) | | | | |
| | 0011 = | channel 3, (CP | S3) | | | | |
| | 0100 = | channel 4, (CP | S4) | | | | |
| | | channel 5, (CP | | | | | |
| | 0110 = | channel 6, (CP | S6) | | | | |
| | | channel 7, (CP | | | | | |
| | | channel 8, (CP | | | | | |
| | | channel 9, (CP | | | | | |
| | | channel 10, (Cl | | | | | |
| | | channel 11, (Cl | | | | | |
| 1100 = channel 12, (C | | | | | | | |
| | | channel 13, (Cl | | | | | |
| | | channel 14, (Cl | | | | | |
| | 1111 - | channel 15, (Cl | $-\alpha + \epsilon(1)$ | | | | |

REGISTER 26-2: CPSCON1: CAPACITIVE SENSING CONTROL REGISTER 1

Note 1: These channels are not implemented on the PIC16(L)F1938.

2: This bit is not implemented on PIC16(L)F1938, read as '0'



27.13 Configuring the LCD Module

The following is the sequence of steps to configure the LCD module.

- 1. Select the frame clock prescale using bits LP<3:0> of the LCDPS register.
- 2. Configure the appropriate pins to function as segment drivers using the LCDSEn registers.
- 3. Configure the LCD module for the following using the LCDCON register:
 - Multiplex and Bias mode, bits LMUX<1:0>
 - Timing source, bits CS<1:0>
 - Sleep mode, bit SLPEN
- Write initial values to pixel data registers, LCD-DATA0 through LCDDATA11 (LCDDATA23 on PIC16F1938).
- 5. Clear LCD Interrupt Flag, LCDIF bit of the PIR2 register and if desired, enable the interrupt by setting bit LCDIE of the PIE2 register.
- Configure bias voltages by setting the LCDRL, LCDREF and the associated ANSELx registers as needed.
- 7. Enable the LCD module by setting bit LCDEN of the LCDCON register.

27.14 Disabling the LCD Module

To disable the LCD module, write all '0's to the LCDCON register.

27.15 LCD Current Consumption

When using the LCD module the current consumption consists of the following three factors:

- Oscillator Selection
- · LCD Bias Source
- Capacitance of the LCD segments

The current consumption of just the LCD module can be considered negligible compared to these other factors.

27.15.1 OSCILLATOR SELECTION

The current consumed by the clock source selected must be considered when using the LCD module. See the applicable Electrical Specifications Chapter for oscillator current consumption information.

27.15.2 LCD BIAS SOURCE

The LCD bias source, internal or external, can contribute significantly to the current consumption. Use the highest possible resistor values while maintaining contrast to minimize current.

27.15.3 CAPACITANCE OF THE LCD SEGMENTS

The LCD segments which can be modeled as capacitors which must be both charged and discharged every frame. The size of the LCD segment and its technology determines the segment's capacitance.

| BCF | Bit Clear f |
|------------------|---|
| Syntax: | [label] BCF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | 0 → (f) |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is cleared. |

| BTFSC | Bit Test f, Skip if Clear |
|------------------|---|
| Syntax: | [label]BTFSC f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | skip if (f) = 0 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction. |

| BRA | Relative Branch | BTFS |
|------------------|---|--------|
| Syntax: | [<i>label</i>]BRA label [<i>label</i>]BRA \$+k | Synta: |
| Operands: | -256 ≤ label - PC + 1 ≤ 255 -256 ≤ k ≤ 255 | Opera |
| Operation: | $(PC) + 1 + k \rightarrow PC$ | Status |
| Status Affected: | None | Descr |
| Description: | Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruction. This branch has a limited range. | |

| BTFSS | Bit Test f, Skip if Set |
|------------------|---|
| Syntax: | [<i>label</i>]BTFSS f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$ |
| Operation: | skip if (f) = 1 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. |

| BRW | Relative Branch with W | | | | |
|------------------|--|--|--|--|--|
| Syntax: | [label] BRW | | | | |
| Operands: | None | | | | |
| Operation: | $(PC) + (W) \to PC$ | | | | |
| Status Affected: | None | | | | |
| Description: | Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be $PC + 1 + (W)$. This instruction is a 2-cycle instruc- tion. | | | | |

| BSF | Bit Set f |
|------------------|---|
| Syntax: | [<i>label</i>]BSF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | 1 → (f) |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is set. |




FIGURE 30-4: POR AND POR REARM WITH SLOW RISING VDD

TABLE 30-2: OSCILLATOR PARAMETERS

| Param No. | Sym. | Characteristic | Freq. Tolerance | Min. | Тур† | Max. | Units | Conditions |
|--------------|----------|--|--------------------|------|--------------|------|------------|---|
| OS08 | HFosc | Internal Calibrated HFINTOSC Frequency ⁽¹⁾ | ±2% ±3% | | 16.0 16.0 | _ | MHz MHz | $\begin{array}{l} 0^{\circ}C \leq TA \leq +60^{\circ}C, \ VDD \geq 2.5V \\ 60^{\circ}C \leq TA \leq 85^{\circ}C, \ VDD \geq 2.5V \end{array}$ |
| | | | ±5% | — | 16.0 | | MHz | $-40^{\circ}C \leq TA \leq +125^{\circ}C$ |
| OS08A | MFosc | Internal Calibrated MFINTOSC Frequency ⁽¹⁾ | ±2% ±3% | | 500 500 | _ | kHz kHz | $\begin{array}{l} 0^{\circ}C \leq TA \leq +60^{\circ}C, \ VDD \geq 2.5V \\ 60^{\circ}C \leq TA \leq 85^{\circ}C, \ VDD \geq 2.5V \end{array}$ |
| | | | ±5% | — | 500 | | kHz | $-40^{\circ}C \leq TA \leq +125^{\circ}C$ |
| OS09 | LFosc | Internal LFINTOSC Frequency | _ | | 31 | _ | kHz | $-40^{\circ}C \leq TA \leq +125^{\circ}C$ |
| OS10* | TIOSC ST | HFINTOSC Wake-up from Sleep Start-up Time MFINTOSC | — | _ | 3.2 | 8 | μS | |
| | | Wake-up from Sleep Start-up Time | — | _ | 24 | 35 | μS | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.


TABLE 30-3: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.7V TO 5.5V)

| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions |
|--------------|---------------------|-------------------------------|--------|------|--------|-------|------------|
| F10 | Fosc | Oscillator Frequency Range | 4 | _ | 8 | MHz | |
| F11 | Fsys | On-Chip VCO System Frequency | 16 | _ | 32 | MHz | |
| F12 | TRC | PLL Start-up Time (Lock Time) | — | — | 2 | ms | |
| F13* | ΔCLK | CLKOUT Stability (Jitter) | -0.25% | — | +0.25% | % | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 30-7: CLKOUT AND I/O TIMING







FIGURE 31-20: IDD, LFINTOSC, Fosc = 31 kHz, PIC16F1938/9 ONLY



© 2011-2013 Microchip Technology Inc.