

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	36
Program Memory Size	72KB (72K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/sst89e516rd2-40-i-nje

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Data Sheet

## **Product Description**

The SST89E516RDx and SST89V516RDx are members of the FlashFlex family of 8-bit microcontroller products designed and manufactured with SST's patented and proprietary SuperFlash CMOS semiconductor process technology. The split-gate cell design and thick-oxide tunneling injector offer significant cost and reliability benefits for SST's customers. The devices use the 8051 instruction set and are pin-for-pin compatible with standard 8051 microcontroller devices.

The devices come with 72 KByte of on-chip flash EEPROM program memory which is partitioned into 2 independent program memory blocks. The primary Block 0 occupies 64 KByte of internal program memory space and the secondary Block 1 occupies 8 KByte of internal program memory space.

The 8-KByte secondary block can be mapped to the lowest location of the 64 KByte address space; it can also be hidden from the program counter and used as an independent EEPROM-like data memory.

In addition to the 72 KByte of EEPROM program memory on-chip and 1024 x8 bits of on-chip RAM, the devices can address up to 64 KByte of external program memory and up to 64 KByte of external RAM.

The flash memory blocks can be programmed via a standard 87C5x OTP EPROM programmer fitted with a special adapter and the firmware for SST's devices. During power-on reset, the devices can be configured as either a slave to an external host for source code storage or a master to an external host for an in-application programming (IAP) operation. The devices are designed to be programmed in-system and in-application on the printed circuit board for maximum flexibility. The devices are pre-programmed with an example of the bootstrap loader in the memory, demonstrating the initial user program code loading or subsequent user code updating via the IAP operation. The sample bootstrap loader is available for the user's reference and convenience only; SST does not guarantee its functionality or usefulness. Chip-Erase or Block-Erase operations will erase the pre-programmed sample code.



Data Sheet



Figure 5: Pin Assignments for 44-lead PLCC



Data Sheet

Table 1:	Pin Descriptions	(Continued)	(2 of 3)
----------	------------------	-------------	----------

Symbol	Type <sup>1</sup>	Name and Functions
P3[7:0]	I/O with inter- nal pull-up	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can drive LS TTL inputs. Port 3 pins are pulled high by the internal pull-ups when "1"s are written to them and can be used as inputs in this state. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pull-ups. Port 3 also receives some control signals and a partial of high-order address bits during the external host mode programming and verification.
P3[0]	I	RXD: Universal Asynchronous Receiver/Transmitter (UART) - Receive input
P3[1]	0	TXD: UART - Transmit output
P3[2]	I	INT0#: External Interrupt 0 Input
P3[3]	I	INT1#: External Interrupt 1 Input
P3[4]	I	T0: External count input to Timer/Counter 0
P3[5]	I	T1: External count input to Timer/Counter 1
P3[6]	0	WR#: External Data Memory Write strobe
P3[7]	0	RD#: External Data Memory Read strobe
PSEN#	I/O	<b>Program Store Enable:</b> PSEN# is the Read strobe to External Program Store. When the device is executing from Internal Program Memory, PSEN# is inactive $(V_{OH})$ . When the device is executing code from External Program Memory, PSEN# is activated twice each machine cycle, except when access to External Data Memory while one PSEN# activation is skipped in each machine cycle. A forced high-to-low input transition on the PSEN# pin while the RST input is continually held high for more than ten machine cycles will cause the device to enter External Host mode for programming.
RST	Ι	<b>Reset:</b> While the oscillator is running, a high logic state on this pin for two machine cycles will reset the device. After a reset, if the PSEN# pin is driven by a high-to-low input transition while the RST input pin is held high, the device will enter the External Host mode, otherwise the device will enter the Normal operation mode.
EA#	Ι	<b>External Access Enable:</b> EA# must be driven to $V_{IL}$ in order to enable the device to fetch code from the External Program Memory. EA# must be driven to $V_{IH}$ for internal program execution. However, Security lock level 4 will disable EA#, and program execution is only possible from internal program memory. The EA# pin can tolerate a high voltage <sup>2</sup> of 12V.
ALE/ PROG#	I/O	<b>Address Latch Enable:</b> ALE is the output signal for latching the low byte of the address during an access to external memory. This pin is also the programming pulse input (PROG#) for flash programming. Normally the ALE <sup>3</sup> is emitted at a constant rate of 1/6 the crystal frequency <sup>4</sup> and can be used for external timing and clocking. One ALE pulse is skipped during each access to external data memory. However, if AO is set to 1, ALE is disabled.
P4[3:0] <sup>5</sup>	I/O with inter- nal pull-ups	<b>Port 4:</b> Port 4 is an 4-bit bi-directional I/O port with internal pull-ups. The port 4 output buffers can drive LS TTL inputs. Port 4 pins are pulled high by the internal pull-ups when '1's are written to them and can be used as inputs in this state. As inputs, port 4 pins that are externally pulled low will source current because of the internal pull-ups.
P4[0]	I/O	Bit 0 of port 4
P4[1]	I/O	Bit 1 of port 4
P4[2] / INT3#	I/O	Bit 2 of port 4 / INT3# External interrupt 3 input



Data Sheet

high-order eight address bits (DPH), and Port 0 multiplexes the low order eight address bits (DPL) with data. Both MOVX @Ri and MOVX @DPTR generates the necessary read and write signals (P3.6 - WR# and P3.7 - RD#) for external memory use. Table 4 shows external data memory RD#, WR# operation with EXTRAM bit.

The stack pointer (SP) can be located anywhere within the 256 bytes of internal RAM (lower 128 bytes and upper 128 bytes). The stack pointer may not be located in any part of the expanded RAM.

	MOVX @DPTR, A or	MOVX @Ri, A or MOVX A, @Ri	
AUXR	ADDR < 0300H	ADDR >= 0300H	ADDR = Any
EXTRAM = 0	RD# / WR# not asserted	RD# / WR# asserted	RD# / WR# not asserted <sup>1</sup>
EXTRAM = 1	RD# / WR# asserted	RD# / WR# asserted	RD# / WR# asserted

### Table 4: External Data Memory RD#, WR# with EXTRAM bit

1. Access limited to ERAM address within 0 to 0FFH; cannot access 100H to 02FFH.

T0-0.0 25093



### Data Sheet



### Figure 7: Internal and External Data Memory Structure



Data Sheet

Table 6:	CPU related SFRs	

		Direct		Bit Addre	ss, Syn	nbol, or	Alternat	ive Port	Function		Reset
Symbol	Description	Address	MSB							LSB	Value
ACC <sup>1</sup>	Accumulator	E0H				AC	C[7:0]				00H
B <sup>1</sup>	B Register	F0H				B	7:0]				00H
PSW <sup>1</sup>	Program Sta- tus Word	D0H	CY	AC	F0	RS 1	RS0	OV	F1	Р	00H
SP	Stack Pointer	81H				SF	[7:0]				07H
DPL	Data Pointer Low	82H				DP	L[7:0]				00H
DPH	Data Pointer High	83H				DPI	H[7:0]				00H
IE <sup>1</sup>	Interrupt Enable	A8H	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00H
IEA <sup>1</sup>	Interrupt Enable A	E8H	-	-	-	-	EBO	-	-	-	xxxx0xxx b
IP <sup>1</sup>	Interrupt Prior- ity Reg	B8H	-	PPC	PT2	PS	PT1	PX1	PT0	PX0	x0000000 b
IPH	Interrupt Prior- ity Reg High	B7H	-	PPCH	PT2 H	PS H	PT1H	PX1 H	PT0H	PX0 H	x0000000 b
IP1 <sup>1</sup>	Interrupt Prior- ity Reg A	F8H	-	-	-	-	PBO	PX3	PX2	-	xxxx0xxx b
IP1H	Interrupt Prior- ity Reg A High	F7H	-	-	-	-	PBO H	PX3 H	PX2H	-	xxxx0xxx b
PCON	Power Control	87H	SMOD 1	SMOD 0	BOF	PO F	GF1	GF0	PD	IDL	00010000 b
AUXR	Auxiliary Reg	8EH	-	-	-	-	-	-	EXTRA M	AO	xxxxxxx0 0b
AUXR1	Auxiliary Reg 1	A2H	-	-	-	-	GF2	0	-	DPS	xxxx00x0 b
XICON	External Interrupt Con- trol	AEH	-	EX3	IE3	IT3	0	EX2	IE2	IT2	00H

1. Bit Addressable SFRs

T0-0.0 25093



Data Sheet

		Direct		Bit Ac	ldress, S	Symb	ol, or Alter	native Port Fund	ction		Reset
Symbol	Description	Address	MSB							LSB	Value
SFCF	SuperFlash Configuration	B1H	-	IAPE N	-	-	-	-	SW R	BSE L	x0xxxx00 b
SFCM	SuperFlash Command	B2H	FIE	FIE FCM[6:0]						00H	
SFAL	SuperFlash Address Low	B3H	Super	SuperFlash Low Order Byte Address Register - A <sub>7</sub> to A <sub>0</sub> (SFAL)					00H		
SFAH	SuperFlash Address High	B4H	Su	perFlasł	n High (	Ordei	Byte Add (SFAH)	Iress Register -	A <sub>15</sub> to	A <sub>8</sub>	00H
SFDT	SuperFlash Data	B5H		SuperFlash Data Register					00H		
SFST	SuperFlash Status	B6H	SB1 _i	SB2_ i	SB3 _i	-	EDC_i	FLASH_BU SY	-	-	000x00xx b

### Table 7: Flash Memory Programming SFRs

T0-0.0 25093

### Table 8: Watchdog Timer SFRs

		Direct	Bit Address, Symbol, or Alternative Port Function								Reset
Symbol	Description	Address	MSB							LSB	Value
WDTC 1	Watchdog Timer Control	СОН	-	-	-	WDOUT	WDRE	WDTS	WDT	SWDT	xxx00x00 b
WDTD	Watchdog Timer Data/Reload	85H			١	Watchdog T	imer Data	a/Reload			00H

1. Bit Addressable SFRs

T0-0.0 25093



#### Data Sheet

#### Interrupt Priority (IP)

,,									
Location	7	6	5	4	3	2	1	0	Reset Value
B8H	-	PPC	PT2	PS	PT1	PX1	PT0	PX0	x000000b

#### Symbol Function

PPC	PCA interrupt priority bi	it
-----	---------------------------	----

- PT2 Timer 2 interrupt priority bit
- PS Serial Port interrupt priority bit
- PT1 Timer 1 interrupt priority bit
- PX1 External interrupt 1 priority bit
- PT0 Timer 0 interrupt priority bit
- PX0 External interrupt 0 priority bit

### Interrupt Priority High (IPH)

Location	7	6	5	4	3	2	1	0	Reset Value
B7H	-	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	x000000b

### Symbol Function

PPCH	PCA interrupt priority bit high
PT2H	Timer 2 interrupt priority bit high
PSH	Serial Port interrupt priority bit high
PT1H	Timer 1 interrupt priority bit high
PX1H	External interrupt 1 priority bit high
PT0H	Timer 0 interrupt priority bit high
PX0H	External interrupt 0 priority bit high

### Interrupt Priority 1 (IP1)

Location	7	6	5	4	3	2	1	0	Reset Value
F8H	1	-	-	1	PBO	PX3	PX2	1	1xx10001b

#### Symbol Function

PBO Brown-out interrupt priority bit

PX2 External Interrupt 2 priority bit

PX3 External Interrupt 3 priority bit

### Interrupt Priority 1 High (IP1H)

Location	7	6	5	4	3	2	1	0	Reset Value
F7H	1	-	-	1	PBOH	PX3H	PX2H	1	1xx10001b

#### Symbol Function

- PBOH Brown-out Interrupt priority bit high
- PX2H External Interrupt 2 priority bit high
- PX3H External Interrupt 3 priority bit high



Data Sheet

Location	7	6	5	4	3	2	1	0	Reset Value
C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/ RL2#	00H
Symbol	Function								
TF2	Timer 2 ov be set wh	verflow flag en either F	g set by a <sup>-</sup> RCLK or T	Timer 2 ov CLK = 1.	verflow and	l must be	cleared by	software.	TF2 will not
EXF2	Timer 2 ex on T2EX a to vector t cause an	xternal flag and EXEN to the Time interrupt ir	g set when 2 = 1. Whe er 2 interru n up/down	either a c en Timer 2 pt routine counter m	capture or 2 interrupt . EXF2 mu node (DCE	reload is o is enableo ist be clea N = 1).	caused by d, EXF2 = ared by sof	a negative 1 will caus tware. EX	e transition se the CPU F2 does not
RCLK	Receive c receive clo clock.	lock flag. \ ock in mod	When set, es 1 and 3	causes th 3. RCLK =	e serial po 0 causes	ort to use Timer 1 ov	Timer 2 ov /erflow to b	erflow pul be used fo	ses for its r the receive
TCLK	Transmit o transmit c transmit c	clock flag. ' lock in mo lock.	When set, des 1 and	causes th 3. TCLK :	ne serial po = 0 causes	ort to use Timer 1	Timer 2 ov overflow to	verflow pu	lses for its for the
EXEN2	Timer 2 ex negative t causes Ti	xternal ena ransition o mer 2 to ig	able flag. \ n T2EX if Inore even	Vhen set, Timer 2 is its at T2E2	allows a c not being X.	apture or used to c	reload to c lock the se	occur as a erial port.	result of a EXEN2 = 0
TR2	Start/stop	control for	Timer 2.	A logic 1 s	starts the t	imer.			
C/T2#	Timer or o 0: Internal 1: Externa	counter sel I timer (OS al event co	ect (Timer C/6 in 6 c unter (falli	<sup>.</sup> 2) lock mode ng edge tr	e, OSC/12 iggered)	in 12 cloc	k mode)		
CP/RL2#	Capture/R = 1. Wher transitions and the tir	Reload flag cleared, a s at T2EX v mer is force	. When se auto-reloa when EXE ed to auto	t, captures ds will occ N2 = 1. W -reload on	s will occur cur either v /hen either Timer 2 o	on negat vith Timer RCLK = verflow.	ive transitio 2 overflow 1 or TCLK	ons at T2E /s or nega = 1, this b	EX if EXEN2 tive pit is ignored

#### Timer/Counter 2 Mode Control (T2MOD)

Location	7	6	5	4	3	2	1	0	Reset Value
C9H	-	-	-	-	-	-	T2OE	DCEN	xxxxxx00b
Symbol Function									

### Not implemented, reserved for future use.

Note: User should not write '1's to reserved bits. The value read from a reserved bit is indeterminate.

T2OE Timer 2 Output Enable bit.

DCEN Down Count Enable bit. When set, this allows Timer 2 to be configured as an up/down counter.



### Data Sheet

External Interrupt Contr	ol (XICON	)							
Location	7	6	5	4	3	2	1	0	Reset Value
AEH	-	EX3	IE3	IT3	0	EX2	IE2	IT2	00H
Symbol	Function								
EX2	External li Enable bit	nterrupt 2 if set							
IE2	Interrupt E If IT2=1, II	Enable E2 is set/cl	eared aut	omatically	by hardw	are when	interrupt is	s detected	l/serviced.
IT2	External In	nterrupt 2 i	s falling-e	dge/low-le	vel trigger	ed when t	his bit is c	leared by	software.
EX3	External In Enable bit	nterrupt 3 if set							
IE3	Interrupt E If IT3=1, II	Enable E3 is set/cl	eared aut	omatically	by hardw	are when	interrupt is	s detected	l/serviced.
IT3	External In	nterrupt3 is	s falling-eo	dge/low-lev	el trigger	ed when th	nis bit is cl	eared by	software.

#### ©2013 Silicon Storage Technology, Inc.



Data Sheet

## **SPI Transfer Formats**



Figure 21:SPI Transfer Format with CPHA = 0



Figure 22:SPI Transfer Format with CPHA = 1



Data Sheet

### Software Reset

The software reset is executed by changing SFCF[1] (SWR) from "0" to "1". A software reset will reset the program counter to address 0000H. All SFR registers will be set to their reset values, except SFCF[1] (SWR), WDTC[2] (WDTS), and RAM data will not be altered.

## **Brown-out Detection Reset**

The device includes a brown-out detection circuit to protect the system from severed supplied voltage  $V_{DD}$  fluctuations. SST89E516RDx internal brown-out detection threshold is 3.85V, SST89V516RDx brown-out detection threshold is 2.35V. For brown-out voltage parameters, please refer to Table 36.

When  $V_{DD}$  drops below this voltage threshold, the brown-out detector triggers the circuit to generate a brown-out interrupt but the CPU still runs until the supplied voltage returns to the brown-out detection voltage  $V_{BOD}$ . The default operation for a brown-out detection is to cause a processor reset.

 $V_{\text{DD}}$  must stay below  $V_{\text{BOD}}$  at least four oscillator clock periods before the brown-out detection circuit will respond.

Brown-out interrupt can be enabled by setting the EBO bit in IEA register (address E8H, bit 3). If EBO bit is set and a brown-out condition occurs, a brown-out interrupt will be generated to execute the program at location 004BH. It is required that the EBO bit be cleared by software after the brown-out interrupt is serviced. Clearing EBO bit when the brown-out condition is active will properly reset the device. If brown-out interrupt is not enabled, a brown-out condition will reset the program to resume execution at location 0000H.



Data Sheet

## Interrupts

## **Interrupt Priority and Polling Sequence**

The device supports eight interrupt sources under a four level priority scheme. Table 27 summarizes the polling sequence of the supported interrupts. Note that the SPI serial interface and the UART share the same interrupt vector. (See Figure 32)

Description	Interrupt Flag	Vector Address	Interrupt Enable	Interrupt Priority	Service Priority	Wake-Up Power-down
Ext. Int0	IE0	0003H	EX0	PX0/H	1(highest)	yes
Brown-out	-	004BH	EBO	PBO/H	2	no
Т0	TF0	000BH	ET0	PT0/H	3	no
Ext. Int1	IE1	0013H	EX1	PX1/H	4	yes
T1	TF1	001BH	ET1	PT1/H	5	no
PCA	CF/CCFn	0033H	EC	PPCH	6	no
Ext. Int. 2	IE2	003BH	EX2	PX2/H	7	no
Ext. Int. 3	IE3	0043H	EX3	PX3/H	8	no
UART/SPI	TI/RI/SPIF	0023H	ES	PS/H	9	no
T2	TF2, EXF2	002BH	ET2	PT2/H	10	no

### Table 27: Interrupt Polling Sequence

T0-0.0 25093



Data Sheet



## Figure 32: Interrupt Structure



### Data Sheet

### Table 32: Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>1</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
ILTH <sup>1</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

T0-0.0 25093 1. This parameter is measured only for initial qualification and after a design or process change that could affect this

parameter.

### Table 33: AC Conditions of Test<sup>1</sup>

Input Rise/Fall Time	Output Load
10 ns	C <sub>L</sub> = 100 pF

1. See Figures 41 and 43

T33.1 25093

### Table 34: Recommended System Power-up Timings

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>1</sup>	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> <sup>1</sup>	Power-up to Write Operation	100	μs

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter

#### Table 35: Pin Impedance (V<sub>DD</sub>=3.3V, T<sub>A</sub>=25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	15 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	12 pF
L <sub>PIN</sub> <sup>2</sup>	Pin Inductance		20 nH
			T0-0.0 25093

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

2. Refer to PCI spec.



Data Sheet

## **DC Electrical Characteristics**

Symbol	Parameter	Test Conditions	Min	Max	Units
VIL	Input Low Voltage	4.5 < V <sub>DD</sub> < 5.5	-0.5	0.2V <sub>DD</sub> - 0.1	V
V <sub>IH</sub>	Input High Voltage	4.5 < V <sub>DD</sub> < 5.5	0.2V <sub>DD</sub> + 0.9	V <sub>DD</sub> + 0.5	V
V <sub>IH1</sub>	Input High Voltage (XTAL1, RST)	$4.5 < V_{DD} < 5.5$	$0.7V_{DD}$	V <sub>DD</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage (Ports 1.5, 1.6, 1.7)	V <sub>DD</sub> = 4.5V			
		I <sub>OL</sub> = 16mA		1.0	V
V <sub>OL</sub>	Output Low Voltage (Ports 1, 2, 3) <sup>1</sup>	$V_{DD} = 4.5V$			
		$I_{OL} = 100 \mu A^2$		0.3	V
		$I_{OL} = 1.6 mA^2$		0.45	V
		$I_{OL} = 3.5 \text{mA}^2$		1.0	V
V <sub>OL1</sub>	Output Low Voltage (Port 0, ALE,	$V_{DD} = 4.5V$			
	PSEN#) <sup>1,3</sup>	$I_{OL} = 200 \mu A^2$		0.3	V
		$I_{OL} = 3.2 \text{mA}^2$		0.45	V
V <sub>OH</sub>	Output High Voltage (Ports 1, 2, 3, ALE,	$V_{DD} = 4.5V$			
	PSEN#) <sup>4</sup>	I <sub>OH</sub> = -10μA	V <sub>DD</sub> - 0.3		V
		I <sub>OH</sub> = -30μA	V <sub>DD</sub> - 0.7		V
		I <sub>OH</sub> = -60μA	V <sub>DD</sub> - 1.5		V
V <sub>OH1</sub>	Output High Voltage (Port 0 in External	$V_{DD} = 4.5V$			
	Bus Mode) <sup>4</sup>	I <sub>OH</sub> = -200μA	V <sub>DD</sub> - 0.3		V
		I <sub>OH</sub> = -3.2mA	V <sub>DD</sub> - 0.7		V
V <sub>BOD</sub>	Brown-out Detection Voltage		3.85	4.15	V
IIL	Logical 0 Input Current (Ports 1, 2, 3)	$V_{IN} = 0.4V$		-75	μA
I <sub>TL</sub>	Logical 1-to-0 Transition Current (Ports 1, 2, 3) <sup>5</sup>	$V_{IN} = 2V$		-650	μA
ILI	Input Leakage Current (Port 0)	$0.45 < V_{IN} < V_{DD}$ -0.3		±10	μA
R <sub>RST</sub>	RST Pull-down Resistor		40	225	KΩ
CIO	Pin Capacitance <sup>6</sup>	@ 1 MHz, 25°C		15	pF
I <sub>DD</sub>	Power Supply Current				
	IAP Mode				
	@ 40 MHz			88	mA
	Active Mode				
	@ 40 MHz			50	mA
	Idle Mode				
	@ 40 MHz			42	mA
	Power-down Mode (min. V <sub>DD</sub> = 2V)	$T_A = 0^{\circ}C$ to +70°C		80	μA
		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$		90	uА

#### **Table 36:** DC Electrical Characteristics for SST89E516RDx $T_{A} = -40^{\circ}$ C to $+85^{\circ}$ C: $V_{DD} = 4.5 \cdot 5.5$ V: $V_{SS} = 0$ V

T0-0.1 25093



Data Sheet

### **Explanation of Symbols**

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Q: Output data

R: RD# signal

W: WR# signal

X: No longer a valid logic level

Z: High Impedance (Float)

T: Time

V: Valid

- A: Address
- C: Clock
- D: Input data
- H: Logic level HIGH
- I: Instruction (program memory contents)
- L: Logic level LOW or ALE
- P: PSEN#

### For example:

 $T_{AVLL}$  = Time from Address Valid to ALE Low

T<sub>LLPL</sub> = Time from ALE Low to PSEN# Low

©2013 Silicon Storage Technology, Inc.



Data Sheet



Figure 36: External Program Memory Read Cycle



Figure 37: External Data Memory Read Cycle



Data Sheet

## Valid Combinations

### Valid combinations for SST89E516RD2

SST89E516RD2-40-C-NJE SST89E516RD2-40-C-TQJE

SST89E516RD2-40-I-NJE SST89E516RD2-40-I-TQJE

### Valid combinations for SST89V516RD2

SST89V516RD2-33-C-NJE SST89V516RD2-33-C-TQJE

SST89V516RD2-33-I-NJE SST89V516RD2-33-I-TQJE

### Valid combinations for SST89E516RD

SST89E516RD-40-C-PIE

SST89E516RD-40-C-QIF SST89E516RD-40-I-QIF

### Valid combinations for SST89V516RD

SST89V516RD-33-C-PIE

SST89V516RD-33-C-QIF SST89V516RD-33-I-QIF

Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



Data Sheet

## **Packaging Diagrams**



Figure 47:40-contact Very-very-thin Quad Flat No-lead (WQFN) SST Package Code: QI