



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	-
Core Size	8/16-Bit
Speed	50MHz
Connectivity	UART/USART
Peripherals	-
Number of I/O	16
Program Memory Size	-
Program Memory Type	ROMless
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/analog-devices/ia188ebplq80ir2">https://www.e-xfl.com/product-detail/analog-devices/ia188ebplq80ir2</a>

### 2.1.4 IA186EB 80 PQFP Package

The pinout for the IA186EB 80 PQFP Package is as shown in Figure 4. The corresponding pinout is provided in Table 3.



Figure 4. IA186EB 80-Pin PQFP Package Diagram

Table 3. IA186EB 80-Pin PQFP Pin Listing

Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	cts0_n	21	ad4	41	s1_n	61	ucs_n
2	txd0	22	ad12	42	s0_n	62	int0
3	rxid0	23	ad5	43	den_n	63	int1
4	p2.5/bclk0	24	ad13	44	hlda	64	int2/inta0_n
5	p2.3/sint1	25	ad6	45	hold	65	int3/inta1_n
6	p2.4/cts1_n	26	ad14	46	test_n	66	int4
7	p2.0/rxd1	27	ad7	47	lock_n	67	pdtmr
8	p2.1/txd1	28	ad15	48	nmi	68	resin_n
9	p2.2/bclk1	29	a16	49	ready	69	resout
10	ad0	30	a17	50	p1.7/gcs7_n	70	oscout
11	ad8	31	a18	51	p1.6/gcs6_n	71	clkin
12	Vss	32	a19/once_n	52	p1.5/gcs5_n	72	Vcc
13	Vcc	33	Vss	53	Vss	73	Vss
14	Vss	34	Vcc	54	Vcc	74	clkout
15	ad1	35	Vss	55	p1.4/gcs4_n	75	t0out
16	ad9	36	rd_n	56	p1.3/gcs3_n	76	t0in
17	ad2	37	wr_n	57	p1.2/gcs2_n	77	t1out
18	ad10	38	ale	58	p1.1/gcs1_n	78	t1in
19	ad3	39	bhe_n	59	p1.0/gcs0_n	79	p2.7
20	ad11	40	s2_n	60	lcs_n	80	p2.6

Table 4. IA188EB 80-Pin PQFP Pin Listing

Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	cts0_n	21	ad4	41	s1_n	61	ucs_n
2	txd0	22	a12	42	s0_n	62	int0
3	rxd0	23	ad5	43	den_n	63	int1
4	p2.5/bclk0	24	a13	44	hlda	64	int2/inta0_n
5	p2.3/sint1	25	ad6	45	hold	65	int3/inta1_n
6	p2.4/cts1_n	26	a14	46	test_n	66	int4
7	p2.0/rxd1	27	ad7	47	lock_n	67	pdtmr
8	p2.1/txd1	28	a15	48	nmi	68	resin_n
9	p2.2/bclk1	29	a16	49	ready	69	resout
10	ad0	30	a17	50	p1.7/gcs7_n	70	oscout
11	a8	31	a18	51	p1.6/gcs6_n	71	clkln
12	Vss	32	a19/once_n	52	p1.5/gcs5_n	72	Vcc
13	Vcc	33	Vss	53	Vss	73	Vss
14	Vss	34	Vcc	54	Vcc	74	clkout
15	ad1	35	Vss	55	p1.4/gcs4_n	75	t0out
16	a9	36	rd_n	56	p1.3/gcs3_n	76	t0in
17	ad2	37	wr_n	57	p1.2/gcs2_n	77	t1out
18	a10	38	ale	58	p1.1/gcs1_n	78	t1in
19	ad3	39	rfsn_n	59	p1.0/gcs0_n	79	p2.7
20	a11	40	s2_n	60	lcs_n	80	p2.6

## 2.2 IA186EB Pin/Signal Descriptions

Descriptions of the pin and signal functions for the IA186EB microcontroller are provided in Table 7.

Several of the IA186EB pins have different functions depending on the operating mode of the device. Each of the different signals supported by a pin is listed and defined in Table 7—indexed alphabetically in the first column of the table. Additionally, the name of the pin associated with the signal as well as the pin numbers for the PLCC, LQFP, and PQFP packages are provided in the “Pin” column. Signals not used in a specific package type are designated “NA.”

**Table 7. IA186EB Pin/Signal Descriptions**

Signal	Pin				Description
	Name	PLCC	LQFP	PQFP	
a16 (output only)	a16	80	66	29	<b>address Bits [16–19].</b> Input/Output. These pins provide the four most-significant bits of the Address Bus. During the address portion of the IA186EB bus cycle, Address Bits [16–19] are presented on the bus and can be latched using the ale signal (see table entry). During the data portion of the IA186EB bus cycle, these lines are driven to a logic 0.
a17 (output only)	a17	81	67	30	
a18 (output only)	a18	82	68	31	
a19	<b>a19/once_n</b>	83	69	32	
ad0	ad0	61	47	10	<b>address/data Bits [0–15].</b> Input/Output. These pins provide the multiplexed Address Bus and Data Bus. During the address portion of the IA186EB bus cycle, Address Bits [0–15] are presented on the bus and can be latched using the ale signal (see next table entry). During the data portion of the IA186EB bus cycle, 8- or 16-bit data are present on these lines.
ad1	ad1	66	52	15	
ad2	ad2	68	54	17	
ad3	ad3	70	56	19	
ad4	ad4	72	58	21	
ad5	ad5	74	60	23	
ad6	ad6	76	62	25	
ad7	ad7	78	64	27	
ad8	ad8	62	48	11	
ad9	ad9	67	53	16	
ad10	ad10	69	55	18	
ad11	ad11	71	57	20	
ad12	ad12	73	59	22	
ad13	ad13	75	61	24	
ad14	ad14	77	63	26	
ad15	ad15	79	65	28	

Table 7. IA186EB Pin/Signal Descriptions (Continued)

Signal	Pin				Description
	Name	PLCC	LQFP	PQFP	
clk <sub>in</sub>	clk <sub>in</sub>	41	28	71	<p><b>clock input.</b> Input. The <b>clk<sub>in</sub></b> pin is the input connection for an external clock. An external oscillator operating at two times the required processor operating frequency can be connected to this pin.</p> <p>If a crystal is used to supply the clock, it is connected between the <b>clk<sub>in</sub></b> pin and the <b>osc<sub>out</sub></b> pin (see osc<sub>out</sub> table entry). When a crystal is connected, it drives an internal Pierce oscillator to the IA186EB.</p>
clk <sub>out</sub>	clk <sub>out</sub>	44	31	74	<p><b>clock output.</b> Output. The <b>clk<sub>out</sub></b> pin provides a timing reference for inputs and outputs of the IA186EB. This clock output is one-half the input clock (<b>clk<sub>in</sub></b>) frequency. The <b>clk<sub>out</sub></b> signal has a 50% duty cycle, transitioning every falling edge of <b>clk<sub>in</sub></b>.</p>
cts0 <sub>n</sub>	cts0 <sub>n</sub>	51	38	1	<p><b>clear to send, Serial Port 0.</b> Input. Active Low. When this input is high (i.e., not asserted), data transmission from Serial Port 0 is inhibited. When the signal is asserted (low), data transmission is permitted.</p>
cts1 <sub>n</sub>	p2.4/cts1 <sub>n</sub>	56	43	6	<p><b>clear to send, Serial Port 1.</b> Input. Active Low. When this input is high (i.e., not asserted), data transmission from Serial Port 1 is inhibited. When the signal is asserted (low), data transmission is permitted.</p>
den <sub>n</sub>	den <sub>n</sub>	11	80	43	<p><b>data enable.</b> Output. Active Low. This signal is used to enable of bidirectional transceivers in a buffered system. The <b>den<sub>n</sub></b> signal is asserted (low) only when data is to be transferred on the bus.</p>
dt/r <sub>n</sub>	dt/r <sub>n</sub>	16	NA	NA	<p><b>data transmit/receive.</b> Output. This signal is used to control the direction of data flow for bidirectional buffers in a buffered system. When <b>dt/r<sub>n</sub></b> is high, the direction indicated is transmit; when <b>dt/t<sub>n</sub></b> is low, the direction indicated is receive.</p>
error <sub>n</sub>	error <sub>n</sub>	3	NA	NA	<p><b>error.</b> Input. Active Low. When this signal is asserted (low), it indicates that the last numerics coprocessor operation resulted in an exception condition.</p>

Table 7. IA186EB Pin/Signal Descriptions (Continued)

Signal	Pin				Description
	Name	PLCC	LQFP	PQFP	
gcs0_n	p1.0/ <b>gcs0_n</b>	28	16	59	<b>generic chip select n</b> (n = 0–7). Output. Active Low. When programmed and enabled, each of these pins provide a chip select signal that will be asserted (low) whenever the address of a memory or I/O bus cycle is within the address space programmed for that output.
gcs1_n	p1.1/ <b>gcs1_n</b>	27	15	58	
gcs2_n	p1.2/ <b>gcs2_n</b>	26	14	57	
gcs3_n	p1.3/ <b>gcs3_n</b>	25	13	56	
gcs4_n	p1.4/ <b>gcs4_n</b>	24	12	55	
gcs5_n	p1.5/ <b>gcs5_n</b>	21	9	52	
gcs6_n	p1.6/ <b>gcs6_n</b>	20	8	51	
gcs7_n	p1.7/ <b>gcs7_n</b>	19	7	50	
hlda	hlda	12	1	44	<b>hold acknowledge</b> . Output. Active High. When <b>hlda</b> is asserted (high), it indicates that the IA186EB has relinquished control of the local bus to another bus master in response to a HOLD request (see next table entry).  When <b>hlda</b> is asserted, the IA186EB data bus and control signals float, allowing another bus master to drive the signals directly.
hold	hold	13	2	45	<b>hold</b> . Input. Active High. This signal is a request indicating that an external bus master wishes to gain control of the local bus. The IA186EB will relinquish control of the local bus between instruction boundaries not conditioned by a LOCK prefix.
int0 (input)	int0 (input only)	31	19	62	<b>interrupt n</b> (n = 0-4). Input/Output. Active High. These maskable inputs interrupt program flow and cause execution to continue at an interrupt vector of a specific interrupt type as follows:  <b>int0</b> : Type 12 <b>int1</b> : Type 13 <b>int2</b> : Type 14 <b>int3</b> : Type 15 <b>int4</b> : Type 17  To allow interrupt expansion, <b>int0</b> and <b>int1</b> can be used with the interrupt acknowledge signals <b>inta0_n</b> and <b>inta1_n</b> (see next table entries) to serve as external interrupt inputs or interrupt acknowledge outputs.
int1 (input)	int1 (input only)	32	20	63	
int2	<b>int2/inta0_n</b>	33	21	64	
int3	<b>int3/inta1_n</b>	34	22	65	
int4 (input)	int4 (input only)	35	23	66	
inta0_n	<b>int2/inta0_n</b>	33	21	64	<b>interrupt acknowledge 0</b> . Input/Output. Active Low. This pin provides an interrupt acknowledge handshake in response to an interrupt request on the <b>int0</b> pin (see previous table entry).

Table 7. IA186EB Pin/Signal Descriptions (Continued)

Signal	Pin				Description
	Name	PLCC	LQFP	PQFP	
pdtmr	pdtmr	36	24	67	<p><b>power-down timer.</b> Input/Output (push-pull). Note: The IA186EB enters Powerdown Mode when the PWRDN bit in the Power Control Register is set to 1 and a HALT instruction is executed. Exit from the Powerdown Mode occurs upon receipt of a non-maskable interrupt (i.e., assertion of the <b>nmi</b> input) or a reset (i.e., assertion of the <b>resin_n</b> input).</p> <p>The <b>pdtmr</b> pin, which is normally connected to an external capacitor, determines the amount of time that the IA186EB waits before resuming normal operation after an exit from the Powerdown when a non-maskable interrupt is received—essentially a delay between the assertion of the <b>nmi</b> input and the enabling of the IA186EB internal clocks. The delay required depends on the start-up characteristics of the crystal oscillator.</p> <p>The <b>pdtmr</b> pin does not apply when the Powerdown Mode is exited by the receipt of a reset (i.e., the assertion <b>resin_n</b>).</p>
pereq	pereq	39	NA	NA	<p><b>numerics coprocessor external request.</b> Input. Active High. When asserted (high), this signal indicates that a data transfer between an Intel 80C187 Numerics Coprocessor and memory is pending. <i>This applies to the PLCC only.</i></p>
rd_n	rd_n	4	73	36	<p><b>read.</b> Output. Active Low. When asserted (low), <b>rd_n</b> indicates that the accessed memory or I/O device must drive data from the location being accessed onto the data bus.</p>
ready	ready	18	6	49	<p><b>ready.</b> Input. Active High. When asserted (high) the <b>ready</b> line indicates a bus-cycle completion. This signal must be active to terminate any bus cycle unless the IA186EB Chip-Select Unit is configured to ignore ready.</p>
resin_n	resin_n	37	25	68	<p><b>reset input.</b> Input. Active Low. When <b>resin_n</b> is asserted (low), the IA186EB immediately terminates any bus cycle in progress and assumes an initialized state. All pins are driven to a known state, and <b>resout</b> (see next table entry) is asserted.</p>



## 2.3 IA188EB Pin/Signal Descriptions

Descriptions of the pin and signal functions for the IA188EB microcontroller are provided in Table 8.

Several of the IA188EB pins have different functions depending on the operating mode of the device. Each of the different signals supported by a pin is listed and defined in Table 8—indexed alphabetically in the first column of the table. Additionally, the name of the pin associated with the signal as well as the pin numbers for the PLCC, LQFP, and LQFP packages are provided in the “Pin” column.

**Table 8. IA188EB Pin/Signal Descriptions**

Signal	Pin				Description
	Name	PLCC	LQFP	PQFP	
a8	a8	62	48	11	<b>address Bits [8-19].</b> Output. These pins provide the 12 most-significant bits of the Address Bus. During the entire IA188EB bus cycle, Address Bits [8-19] are presented on the bus and can be latched using the <b>ale</b> signal (see table entry).
a9	a9	67	53	16	
a10	a10	69	55	18	
a11	a11	71	57	20	
a12	a12	73	59	22	
a13	a13	75	61	24	
a14	a14	77	63	26	
a15	a15	79	65	28	
a16	a16	80	66	29	
a17	a17	81	67	30	
a18	a18	82	68	31	<b>address/data Bits [0-7].</b> Input/Output. These pins provide a multiplexed Address Bus and Data Bus. During the address portion of the IA188EB bus cycle, Address Bits [0-7] are presented on the bus and can be latched using the <b>ale</b> signal (see next table entry). During the data portion of the IA188EB bus cycle, 8-bit data are present on these lines.
a19	<b>a19/once_n</b>	83	69	32	
ad0	ad0	61	47	10	
ad1	ad1	66	52	15	
ad2	ad2	68	54	17	
ad3	ad3	70	56	19	
ad4	ad4	72	58	21	
ad5	ad5	74	60	23	
ad6	ad6	76	62	25	
ad7	ad7	78	64	27	
ale	ale	6	75	38	<b>address latch enable.</b> Output. Active High. This signal is used to latch the address information during the address portion of a bus cycle.
bclk0	<b>p2.5/bclk0</b>	54	41	4	<b>baud clock, Serial Port 0.</b> Input. The <b>bclk0</b> pin can be used to provide an alternate clock source for Serial Port 0. The input clock rate cannot be greater than one-half the operating frequency of the IA188EB.

Table 8. IA188EB Pin/Signal Descriptions (Continued)

Signal	Pin			Description																																					
	Name	PLCC	LQFP		PQFP																																				
rxd0	rxd0	53	40	3	Receive ( <b>rx</b> ) data, Serial Port 0. Input/Output. This pin is the serial data input for Serial Port 0. During synchronous serial communications, <b>rxd0</b> is bidirectional and functions as an output for data transmission ( <b>txd0</b> becomes the clock).																																				
rxd1	p2.0/rxd1	57	44	7	Receive ( <b>rx</b> ) data, Serial Port 1. Input/Output. This pin is the serial data input for Serial Port 1. During synchronous serial communications, <b>rxd1</b> is bidirectional and functions as an output for data transmission ( <b>txd1</b> becomes the clock).																																				
s0_n	s0_n	10	79	42	<b>statusN</b> (N = 0–2). Output. During a bus cycle the status (i.e., type) of cycle is encoded on these lines as follows:  <table border="0"> <thead> <tr> <th><b>s2_n</b></th> <th><b>s1_n</b></th> <th><b>s0_n</b></th> <th>Bus Cycle Status</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Interrupt Acknowledge</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Read I/O</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Write I/O</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Processor HALT</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Queue Instruction Fetch</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Read Memory</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Write Memory</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>No Bus Activity</td> </tr> </tbody> </table>	<b>s2_n</b>	<b>s1_n</b>	<b>s0_n</b>	Bus Cycle Status	0	0	0	Interrupt Acknowledge	0	0	1	Read I/O	0	1	0	Write I/O	0	1	1	Processor HALT	1	0	0	Queue Instruction Fetch	1	0	1	Read Memory	1	1	0	Write Memory	1	1	1	No Bus Activity
<b>s2_n</b>	<b>s1_n</b>	<b>s0_n</b>	Bus Cycle Status																																						
0	0	0	Interrupt Acknowledge																																						
0	0	1	Read I/O																																						
0	1	0	Write I/O																																						
0	1	1	Processor HALT																																						
1	0	0	Queue Instruction Fetch																																						
1	0	1	Read Memory																																						
1	1	0	Write Memory																																						
1	1	1	No Bus Activity																																						
s1_n	s1_n	9	78	41																																					
s2_n	s2_n	8	77	40																																					
sint1	p2.3/sint1	55	42	5	<b>serial interrupt</b> , Serial Port 1. Output. Active High. When <b>sint1</b> is asserted (high), it indicates that Serial Port 1 requires service.																																				
t0in	t0in	46	33	76	<b>timer 0 input</b> . Input. Depending on the Timer Mode programmed for Timer 0, this input is used either as clock input or a control signal.																																				
t0out	t0out	45	32	75	<b>timer 0 output</b> . Output. Depending on the Timer Mode programmed for Timer 0, this output can provide a single clock or a continuous waveform.																																				
t1in	t1in	48	35	78	<b>timer 1 input</b> . Input. Depending on the Timer Mode programmed for Timer 1, this input is used either as clock input or a control signal.																																				
t1out	t1out	47	34	77	<b>timer 1 output</b> . Output. Depending on the Timer Mode programmed for Timer 1, this output can provide a single clock or a continuous waveform.																																				

### 3. Maximum Ratings, Thermal Characteristics, and DC Parameters

For the Innovasic Semiconductor IA186EB and IA188EB microcontrollers, the absolute maximum ratings, thermal characteristics, and DC parameters are provided in Tables 9 through 11, respectively.

**Table 9. IA186EB and IA188EB Absolute Maximum Ratings**

Parameter	Rating
Storage Temperature	-40°C to +125°C
Supply Voltage with Respect to $v_{ss}$	-0.3V to +6.0V
Voltage on Pins other than Supply with Respect to $v_{ss}$	-0.3V to +(V <sub>cc</sub> + 0.3)V

**Table 10. IA186EB and IA188EB Thermal Characteristics**

Symbol	Characteristic	Value	Units
$T_A$	Ambient Temperature	-40°C to 85°C	°C
$P_D$	Power Dissipation	MHz × ICC × V/1000	W
$\Theta_{Ja}$	84-Pin PLCC Package	30.7	°C/W
	80-Pin PQFP Package	46	
	80-Pin LQFP Package	52	
$T_J$	Average Junction Temperature	$T_A + (P_D \times \Theta_{Ja})$	°C

## 4. Functional Description

### 4.1 Device Architecture

Architecturally, the IA186EB and IA188EB microcontrollers include the following functional modules:

- Bus Interface Unit
- Clock Generator
- Interrupt Control Unit
- Timer/Counter Unit
- Serial Communications Unit
- Chip-Select Unit
- I/O Port Unit
- Refresh Control Unit
- Power Management Unit

A functional block diagram of the IA186EB/IA188EB is shown in Figure 10. Descriptions of the functional modules are provided in the following subsections.

#### 4.1.1 Bus Interface Unit

The IA186EB/IA188EB bus controller that generates local bus control signals and uses a hold/hlda protocol to share the local bus with other bus masters. The bus controller generates 20 address bits, read and write control signals, and bus-cycle status information. A ready input is used to extend a bus cycle beyond the minimum four clock cycles.

### 4.1.2 Clock Generator

The IA186EB/IA188EB uses an on-chip clock generator to supply internal and external clocks. The clock generator makes use of a crystal oscillator and includes a divide-by-two counter.

Figure 11 shows the various operating modes of the clock circuit. The clock circuit can use either a parallel resonant fundamental mode crystal network (A) or a third-overtone mode crystal network (B), or it can be driven by an external clock source (C).

The following parameters are recommended when choosing a crystal:

- Temperature Range
  - Application Specific
  - ESR (Equivalent Series Resistance): 40Ω max
  - C0 (Shunt Capacitance of Crystal): 7.0 pF max
  - CL (Load Capacitance): 20 pF ± 2 pF
  - Drive Level: 1 mW max




Figure 11. Clock Circuit Connection Options

- Power Management Unit

The registers associated with each integrated peripheral are contained within a 128 × 16 register file called the Peripheral Control Block (PCB). The PCB can be located in either memory or I/O space on any 256-byte address boundary.

Table 12 provides a list of the registers associated with the PCB.

**Table 12. Peripheral Control Block Registers**

PCB Offset	Function	PCB Offset	Function	PCB Offset	Function	PCB Offset	Function
00H	Reserved	40H	Timer2 Count	80H	GCS0 Start	C0H	Reserved
02H	End Of Interrupt	42H	Timer2 Compare	82H	GCS0 Stop	C2H	Reserved
04H	Poll	44H	Reserved	84H	GCS1 Start	C4H	Reserved
06H	Poll Status	46H	Timer2 Control	86H	GCS1 Stop	C6H	Reserved
08H	Interrupt Mask	48H	Reserved	88H	GCS2 Start	C8H	Reserved
0AH	Priority Mask	4AH	Reserved	8AH	GCS2 Stop	CAH	Reserved
0CH	In-Service	4CH	Reserved	8CH	GCS3 Start	CCH	Reserved
0EH	Interrupt Request	4EH	Reserved	8EH	GCS3 Stop	CEH	Reserved
10H	Interrupt Status	50H	Port 1 Direction	90H	GCS4 Start	D0H	Reserved
12H	Timer Control	52H	Port 1 Pin	92H	GCS4 Stop	D2H	Reserved
14H	Serial Control	54H	Port 1 Control	94H	GCS5 Start	D4H	Reserved
16H	INT4 Control	56H	Port 1 Latch	96H	GCS5 Stop	D6H	Reserved
18H	INT0 Control	58H	Port 2 Direction	98H	GCS6 Start	D8H	Reserved
1AH	INT1 Control	5AH	Port 2 Pin	9AH	GCS6 Stop	DAH	Reserved
1CH	INT2 Control	5CH	Port 2 Control	9CH	GCS7 Start	DCH	Reserved
1EH	INT3 Control	5EH	Port 2 Latch	9EH	GCS7 Stop	DEH	Reserved

Table 12. Peripheral Control Block Registers (Continued)

PCB Offset	Function	PCB Offset	Function	PCB Offset	Function	PCB Offset	Function
20H	Reserved	60H	Serial0 Baud	A0H	LCS Start	E0H	Reserved
22H	Reserved	62H	Serial0 Count	A2H	LCS Stop	E2H	Reserved
PCB Offset	Offset	PCB Offset	Function	PCB Offset	Function	PCB Offset	Function
24H	Reserved	64H	Serial0 Control	A4H	UCS Start	E4H	Reserved
26H	Reserved	66H	Serial0 Status	A6H	UCS Stop	E6H	Reserved
28H	Reserved	68H	Serial0 RBUF	A8H	Relocation	E8H	Reserved
2AH	Reserved	6AH	Serial0 TBUF	AAH	Reserved	EAH	Reserved
2CH	Reserved	6CH	Reserved	ACH	Reserved	ECH	Reserved
2EH	Reserved	6EH	Reserved	AEH	Reserved	EEH	Reserved
30H	Timer0 Count	70H	Serial1 Baud	B0H	Refresh Base	F0H	Reserved
32H	Timer0 Compare A	72H	Serial1 Count	B2H	Refresh Time	F2H	Reserved
34H	Timer0 Compare B	74H	Serial1 Control	B4H	Refresh Control	F4H	Reserved
36H	Timer0 Control	76H	Serial1 Status	B6H	Refresh Address	F6H	Reserved
38H	Timer1 Count	78H	Serial1 RBUF	B8H	Power Control	F8H	Reserved
3AH	Timer1 Compare A	7AH	Serial1 TBUF	BAH	Reserved	FAH	Reserved
3CH	Timer1 Compare B	7CH	Reserved	BCH	Step ID <sup>1</sup>	FCH	Reserved
3EH	Timer1 Control	7EH	Reserved	BEH	Reserved	FEH	Reserved

**Note:**

<sup>1</sup>The **Step ID** register (offset 0xBC) for Revision 2 of the Innovasic device is read-only, and is uniquely identified in software by having a value of 0x0080. The original Intel device established a value between 0x0000 and 0x0002, depending on the revision of the part.

## 6. Reset Operation

The IA186EB/IA188EB will perform a reset operation any time the resin\_n pin is active. Figure 18 shows the reset sequence when power is applied to the IA186EB/IA188EB. An external clock connected to clk<sub>in</sub> must not exceed the V<sub>CC</sub> threshold being applied to the processor. This is normally not a problem if the clock driver is supplied with the same V<sub>CC</sub> that supplies the processor. When attaching a crystal to the device, resin\_n must remain active until both V<sub>CC</sub> and clk<sub>out</sub> are stable (the length of time is application-specific and depends on the startup characteristics of the crystal circuit). The resin\_n pin is designed to operate correctly using an RC reset circuit, but the designer must ensure that the ramp time for V<sub>CC</sub> is not so long that resin\_n is never really sampled at a logic low level when V<sub>CC</sub> reaches minimum operating conditions.

*Note: Failure to assert resin\_n while the device is powering up will result in unpredictable operation.*

Figure 19, Warm Reset Timing, shows the timing sequence when resin\_n is applied after V<sub>CC</sub> is stable and the device has been operating. Any bus operation that is in progress at the time resin\_n is asserted will terminate immediately.

While resin\_n is active, bus signals lock\_n, a19/once\_n, and a18–a16 are configured as inputs and weakly held high by internal pull-up transistors. Only a19/once\_n can be overdriven to a low-to-enable ONCE Mode.

## 7. Bus Timing

Figures 18 through 26 on the following pages present the various bus cycles that are generated by the processor. The figures show the relationship of the various bus signals to clk<sub>out</sub>. Together with the information present in AC Characteristics, the figures allow the user to determine all the critical timing analysis needed for a given application.






Figure 20. Read, Fetch, and Refresh Cycle Timing




Figure 21. Write Cycle Timing




Figure 24. hold/hlda Timing

Table 21. Instruction Set Timing (Continued)

Instruction	Clock Cycles		Comments
	IA186EB	IA188EB	
DIV Memory-Byte	46	46	—
DIV Memory-Word	49	51	—
DIV Register-Byte	39	39	—
DIV Register-Word	39	39	—
IDIV Memory-Byte	46	46	—
IDIV Memory-Word	49	51	—
IDIV Register-Byte	39	39	—
IDIV Register-Word	39	39	—
IMUL Immediate (signed)	5/24	5/33	register/memory
IMUL Memory-Byte	4	20	—
IMUL Memory-Word	13	28	—
IMUL Register-Byte	5	5	—
IMUL Register-Word	5	5	—
INC Register	1	1	—
INS	8	16	—
INS (repeated $n$ times)	$8+8n$	$16+16n$	—
INT Type specified	33	41	—
INT Type 3	33	41	—
INTO	33	48	—
IRET	30	30	—
JA	3/5	3/5	Jump not taken/Jump taken
JAE	3/5	3/5	
JB	3/5	3/5	
JBE	3/5	3/5	
JCXZ	3/4	3/4	Jump not taken/Jump taken
JE	3/5	3/5	Jump not taken/Jump taken
JG	3/5	3/5	
JGE	3/5	3/5	
JL	3/5	3/5	
JLE	3/5	3/5	
JMP Direct intersegment	3	3	
JMP Direct within segment	3	3	—
JMP Short/long	4	4	—
JNA	3/5	3/5	Jump not taken/Jump taken
JNAE	3/5	3/5	
JNB	3/5	3/5	
JNBE	3/5	3/5	
JNE	3/5	3/5	
JNG	3/5	3/5	
JNGE	3/5	3/5	
JNL	3/5	3/5	
JNLE	3/5	3/5	
JNO	3/5	3/5	
JNP	3/5	3/5	

## Errata No. 12

### Problem:

Illegal serial port modes do not match OEM part.

**Description:** If the mode bits of the serial control register (S1CON, S0CON) are set to an illegal encoding (0x5, 0x6, or 0x7), the Innovasic part acts as though it were in mode 4. The OEM part acts as if it were in mode 1.

**Workaround:** Use a valid encoding for serial mode.

## Errata No. 13

### Problem:

Non-maskable interrupt (NMI) can be pre-empted by maskable interrupt.

**Description:** When instruction execution unit is in Decode state for 2 or more consecutive cycles and an NMI is recognized, it could be pre-empted by a maskable interrupt.

**Workaround:** None.

## Errata No. 14

### Problem:

Ready signal may not be recognized in bus cycles with zero wait states.

**Description:** When a chip select is set to use the ready signal to extend a bus cycle that normally has no wait states (Start register bits 3-0 == 0000), the ready signal may not be recognized in time to extend the bus cycle.

**Workaround:** Set wait states to 1 or more if using ready to extend bus cycles.