

Welcome to [E-XFL.COM](#)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"

### Details

|                            |   |
|----------------------------|---|
| Product Status             | Discontinued at Digi-Key  |
| Core Processor             | ARM® Cortex®-M4F  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 48MHz   |
| Connectivity               | EI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART, USB  |
| Peripherals                | Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT   |
| Number of I/O              | 93  |
| Program Memory Size        | 64KB (64K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 32K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V  |
| Data Converters            | A/D 8x12b; D/A 2x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 120-VFBGA   |
| Supplier Device Package    | -   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32wg395f64-bga120t">https://www.e-xfl.com/product-detail/silicon-labs/efm32wg395f64-bga120t</a> |

# 1 Ordering Information

Table 1.1 (p. 2) shows the available EFM32WG395 devices.

**Table 1.1. Ordering Information**

| Ordering Code         | Flash (kB) | RAM (kB) | Max Speed (MHz) | Supply Voltage (V) | Temperature (°C) | Package |
|-----------------------|------------|----------|-----------------|--------------------|------------------|---------|
| EFM32WG395F64-BGA120  | 64         | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA120  |
| EFM32WG395F128-BGA120 | 128        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA120  |
| EFM32WG395F256-BGA120 | 256        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA120  |

Visit [www.silabs.com](http://www.silabs.com) for information on global distributors and representatives.


## 2 System Summary

### 2.1 System Introduction

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM Cortex-M4, with DSP instruction support and floating-point unit, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32WG microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also shows a summary of the configuration for the EFM32WG395 devices. For a complete feature set and in-depth information on the modules, the reader is referred to the *EFM32WG Reference Manual*.

A block diagram of the EFM32WG395 is shown in Figure 2.1 (p. 3) .

**Figure 2.1. Block Diagram**



#### 2.1.1 ARM Cortex-M4 Core

The ARM Cortex-M4 includes a 32-bit RISC processor, with DSP instruction support and floating-point unit, which can achieve as much as 1.25 Dhrystone MIPS/MHz. A Memory Protection Unit with support for up to 8 memory segments is included, as well as a Wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep. The EFM32 implementation of the Cortex-M4 is described in detail in *ARM Cortex-M4 Devices Generic User Guide*.

#### 2.1.2 Debug Interface (DBG)

This device includes hardware debug support through a 2-pin serial-wire debug interface and an Embedded Trace Module (ETM) for data/instruction tracing. In addition there is also a 1-wire Serial Wire Viewer pin which can be used to output profiling information, data trace and software-generated messages.

to interface the external devices. The timing is adjustable to meet specifications of the external devices. The interface is limited to asynchronous devices.

## 2.1.11 TFT Direct Drive

The EBI contains a TFT controller which can drive a TFT via a 565 RGB interface. The TFT controller supports programmable display and port sizes and offers accurate control of frequency and setup and hold timing. Direct Drive is supported for TFT displays which do not have their own frame buffer. In that case TFT Direct Drive can transfer data from either on-chip memory or from an external memory device to the TFT at low CPU load. Automatic alpha-blending and masking is also supported for transfers through the EBI interface.

## 2.1.12 Universal Serial Bus Controller (USB)

The USB is a full-speed USB 2.0 compliant OTG host/device controller. The USB can be used in Device, On-the-go (OTG) Dual Role Device or Host-only configuration. In OTG mode the USB supports both Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The device supports both full-speed (12MBit/s) and low speed (1.5MBit/s) operation. The USB device includes an internal dedicated Descriptor-Based Scatter/Gather DMA and supports up to 6 OUT endpoints and 6 IN endpoints, in addition to endpoint 0. The on-chip PHY includes all OTG features, except for the voltage booster for supplying 5V to VBUS when operating as host.

## 2.1.13 Inter-Integrated Circuit Interface (I<sup>2</sup>C)

The I<sup>2</sup>C module provides an interface between the MCU and a serial I<sup>2</sup>C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I<sup>2</sup>C module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

## 2.1.14 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

## 2.1.15 Pre-Programmed USB/UART Bootloader

The bootloader presented in application note AN0042 is pre-programmed in the device at factory. The bootloader enables users to program the EFM32 through a UART or a USB CDC class virtual UART without the need for a debugger. The autobaud feature, interface and commands are described further in the application note.

## 2.1.16 Universal Asynchronous Receiver/Transmitter (UART)

The Universal Asynchronous serial Receiver and Transmitter (UART) is a very flexible serial I/O module. It supports full- and half-duplex asynchronous UART communication.

## 2.1.17 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)


The unique LEUART<sup>TM</sup>, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/

| Module | Configuration      | Pin Connections  |
|--------|--------------------|--|
| VCMP   | Full configuration | NA   |
| ADC0   | Full configuration | ADC0_CH[7:0]   |
| DAC0   | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT                                    |
| OPAMP  | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx |
| AES    | Full configuration | NA   |
| GPIO   | 93 pins            | Available pins are shown in Table 4.3 (p. 68)                  |

## 2.3 Memory Map

The EFM32WG395 memory map is shown in Figure 2.2 (p. 9), with RAM and Flash sizes for the largest memory configuration.

**Figure 2.2. EFM32WG395 Memory Map with largest RAM and Flash sizes**



### 3.3.2 Environmental

**Table 3.3. Environmental**

| Symbol       | Parameter                       | Condition             | Min | Typ | Max  | Unit |
|--------------|---------------------------------|-----------------------|-----|-----|------|------|
| $V_{ESDHBM}$ | ESD (Human Body Model HBM)      | $T_{AMB}=25^{\circ}C$ |     |     | 2500 | V    |
| $V_{ESDCDM}$ | ESD (Charged Device Model, CDM) | $T_{AMB}=25^{\circ}C$ |     |     | 500  | V    |


Latch-up sensitivity passed:  $\pm 100 \text{ mA}/1.5 \times V_{SUPPLY}(\text{max})$  according to JEDEC JESD 78 method Class II,  $85^{\circ}\text{C}$ .

### 3.4 Current Consumption

**Table 3.4. Current Consumption**


| Symbol    | Parameter  | Condition   | Min | Typ | Max | Unit                     |
|-----------|--|---|-----|-----|-----|--------------------------|
| $I_{EM0}$ | EM0 current. No prescaling. Running prime number calculation code from Flash. (Production test condition = 14 MHz) | 48 MHz HF XO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$  |     | 225 | 236 | $\mu\text{A}/\text{MHz}$ |
|           |  | 48 MHz HF XO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$  |     | 225 |     | $\mu\text{A}/\text{MHz}$ |
|           |  | 28 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$  |     | 226 | 238 | $\mu\text{A}/\text{MHz}$ |
|           |  | 28 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$  |     | 227 |     | $\mu\text{A}/\text{MHz}$ |
|           |  | 21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$  |     | 228 | 240 | $\mu\text{A}/\text{MHz}$ |
|           |  | 21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$  |     | 229 |     | $\mu\text{A}/\text{MHz}$ |
|           |  | 14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$  |     | 230 | 243 | $\mu\text{A}/\text{MHz}$ |
|           |  | 14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$  |     | 231 |     | $\mu\text{A}/\text{MHz}$ |
|           |  | 11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$  |     | 232 | 245 | $\mu\text{A}/\text{MHz}$ |
|           |  | 11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$  |     | 233 |     | $\mu\text{A}/\text{MHz}$ |
|           |  | 6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$ |     | 238 | 250 | $\mu\text{A}/\text{MHz}$ |
|           |  | 6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$ |     | 238 |     | $\mu\text{A}/\text{MHz}$ |

**Figure 3.7. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 1.2MHz**



### 3.4.2 EM2 Current Consumption

**Figure 3.8. EM2 current consumption. RTC<sup>1</sup> prescaled to 1kHz, 32.768 kHz LFRCO.**



<sup>1</sup>Using backup RTC.

## 3.6 Power Management

The EFM32WG requires the AVDD\_x, VDD\_DREG and IOVDD\_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

**Table 3.6. Power Management**

| Symbol           | Parameter  | Condition   | Min  | Typ  | Max  | Unit    |
|------------------|--|---|------|------|------|---------|
| $V_{BODextthr-}$ | BOD threshold on falling external supply voltage                 |   | 1.74 |      | 1.96 | V       |
| $V_{BODextthr+}$ | BOD threshold on rising external supply voltage                  |   |      | 1.85 | 1.98 | V       |
| $V_{PORthr+}$    | Power-on Reset (POR) threshold on rising external supply voltage |   |      |      | 1.98 | V       |
| $t_{RESET}$      | Delay from reset is released until program execution starts      | Applies to Power-on Reset, Brown-out Reset and pin reset.         |      | 163  |      | $\mu s$ |
| $C_{DECOPPLE}$   | Voltage regulator decoupling capacitor.                          | X5R capacitor recommended. Apply between DECOUPLE pin and GROUND  |      | 1    |      | $\mu F$ |
| $C_{USB\_VREGO}$ | USB voltage regulator out decoupling capacitor.                  | X5R capacitor recommended. Apply between USB_VREGO pin and GROUND |      | 1    |      | $\mu F$ |
| $C_{USB\_VREGI}$ | USB voltage regulator in decoupling capacitor.                   | X5R capacitor recommended. Apply between USB_VREGI pin and GROUND |      | 4.7  |      | $\mu F$ |



### 3.9.4 HFRCO

**Table 3.12. HFRCO**

| Symbol                | Parameter   | Condition             | Min  | Typ              | Max  | Unit          |
|-----------------------|---|-----------------------|------|------------------|------|---------------|
| $f_{HFRCO}$           | Oscillation frequency, $V_{DD} = 3.0$ V, $T_{AMB} = 25^\circ\text{C}$ | 28 MHz frequency band | 27.5 | 28.0             | 28.5 | MHz           |
|                       |   | 21 MHz frequency band | 20.6 | 21.0             | 21.4 | MHz           |
|                       |   | 14 MHz frequency band | 13.7 | 14.0             | 14.3 | MHz           |
|                       |   | 11 MHz frequency band | 10.8 | 11.0             | 11.2 | MHz           |
|                       |   | 7 MHz frequency band  | 6.48 | 6.60             | 6.72 | MHz           |
|                       |   | 1 MHz frequency band  | 1.15 | 1.20             | 1.25 | MHz           |
| $t_{HFRCO\_settling}$ | Settling time after start-up  | $f_{HFRCO} = 14$ MHz  |      | 0.6              |      | Cycles        |
| $I_{HFRCO}$           | Current consumption   | $f_{HFRCO} = 28$ MHz  |      | 165              | 215  | $\mu\text{A}$ |
|                       |   | $f_{HFRCO} = 21$ MHz  |      | 134              | 175  | $\mu\text{A}$ |
|                       |   | $f_{HFRCO} = 14$ MHz  |      | 106              | 140  | $\mu\text{A}$ |
|                       |   | $f_{HFRCO} = 11$ MHz  |      | 94               | 125  | $\mu\text{A}$ |
|                       |   | $f_{HFRCO} = 6.6$ MHz |      | 77               | 105  | $\mu\text{A}$ |
|                       |   | $f_{HFRCO} = 1.2$ MHz |      | 25               | 40   | $\mu\text{A}$ |
| $DC_{HFRCO}$          | Duty cycle  | $f_{HFRCO} = 14$ MHz  | 48.5 | 50               | 51   | %             |
| $TUNESTEP_{HFRCO}$    | Frequency step for LSB change in TUNING value                         |                       |      | 0.3 <sup>1</sup> |      | %             |

<sup>1</sup>The TUNING field in the CMU\_HFRCOCTRL register may be used to adjust the HFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the HFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.

**Figure 3.18. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature**



| Symbol                  | Parameter   | Condition   | Min | Typ  | Max             | Unit           |
|-------------------------|---|---|-----|------|-----------------|----------------|
|                         | reference voltage on channel 6                    |   |     |      |                 |                |
| V <sub>ADCCMIN</sub>    | Common mode input range                           |   | 0   |      | V <sub>DD</sub> | V              |
| I <sub>ADCIN</sub>      | Input current                                     | 2pF sampling capacitors   |     | <100 |                 | nA             |
| CMRR <sub>ADC</sub>     | Analog input common mode rejection ratio          |   |     | 65   |                 | dB             |
| I <sub>ADC</sub>        | Average active current                            | 1 MSamples/s, 12 bit, external reference  |     | 351  |                 | µA             |
|                         |   | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b00 |     | 67   |                 | µA             |
|                         |   | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b01 |     | 63   |                 | µA             |
|                         |   | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b10 |     | 64   |                 | µA             |
| I <sub>ADCREF</sub>     | Current consumption of internal voltage reference | Internal voltage reference  |     | 65   |                 | µA             |
| C <sub>ADCIN</sub>      | Input capacitance                                 |   |     | 2    |                 | pF             |
| R <sub>ADCIN</sub>      | Input ON resistance                               |   | 1   |      |                 | MΩ             |
| R <sub>ADCfilt</sub>    | Input RC filter resistance                        |   |     | 10   |                 | kΩ             |
| C <sub>ADCfilt</sub>    | Input RC filter/de-coupling capacitance           |   |     | 250  |                 | fF             |
| f <sub>ADCCLK</sub>     | ADC Clock Frequency                               |   |     |      | 13              | MHz            |
| t <sub>ADCCONV</sub>    | Conversion time                                   | 6 bit   | 7   |      |                 | ADC-CLK Cycles |
|                         |   | 8 bit   | 11  |      |                 | ADC-CLK Cycles |
|                         |   | 12 bit  | 13  |      |                 | ADC-CLK Cycles |
| t <sub>ADCACQ</sub>     | Acquisition time                                  | Programmable  | 1   |      | 256             | ADC-CLK Cycles |
| t <sub>ADCACQVDD3</sub> | Required acquisition time for VDD/3 reference     |   | 2   |      |                 | µs             |
| t <sub>ADCSTART</sub>   | Startup time of reference generator               |   |     | 5    |                 | µs             |

| Symbol              | Parameter                           | Condition   | Min | Typ | Max | Unit |
|---------------------|-------------------------------------|---|-----|-----|-----|------|
|                     |                                     | 1 MSamples/s, 12 bit, differential, internal 2.5V reference       |     | 64  |     | dB   |
|                     |                                     | 1 MSamples/s, 12 bit, differential, 5V reference                  |     | 54  |     | dB   |
|                     |                                     | 1 MSamples/s, 12 bit, differential, V <sub>DD</sub> reference     |     | 66  |     | dB   |
|                     |                                     | 1 MSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference   |     | 68  |     | dB   |
|                     |                                     | 200 kSamples/s, 12 bit, single ended, internal 1.25V reference    |     | 61  |     | dB   |
|                     |                                     | 200 kSamples/s, 12 bit, single ended, internal 2.5V reference     |     | 65  |     | dB   |
|                     |                                     | 200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference   |     | 66  |     | dB   |
|                     |                                     | 200 kSamples/s, 12 bit, differential, internal 1.25V reference    |     | 63  |     | dB   |
|                     |                                     | 200 kSamples/s, 12 bit, differential, internal 2.5V reference     |     | 66  |     | dB   |
|                     |                                     | 200 kSamples/s, 12 bit, differential, 5V reference                |     | 66  |     | dB   |
| SFDR <sub>ADC</sub> | Spurious-Free Dynamic Range (SF-DR) | 200 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference   | 62  | 66  |     | dB   |
|                     |                                     | 200 kSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference |     | 69  |     | dB   |
|                     |                                     | 1 MSamples/s, 12 bit, single ended, internal 1.25V reference      |     | 64  |     | dBc  |
|                     |                                     | 1 MSamples/s, 12 bit, single ended, internal 2.5V reference       |     | 76  |     | dBc  |
|                     |                                     | 1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference     |     | 73  |     | dBc  |
|                     |                                     | 1 MSamples/s, 12 bit, differential, internal 1.25V reference      |     | 66  |     | dBc  |
|                     |                                     | 1 MSamples/s, 12 bit, differential, internal 2.5V reference       |     | 77  |     | dBc  |
|                     |                                     | 1 MSamples/s, 12 bit, differential, V <sub>DD</sub> reference     |     | 76  |     | dBc  |
|                     |                                     | 1 MSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference   |     | 75  |     | dBc  |
|                     |                                     | 1 MSamples/s, 12 bit, differential, 5V reference                  |     | 69  |     | dBc  |
|                     |                                     | 200 kSamples/s, 12 bit, single ended, internal 1.25V reference    |     | 75  |     | dBc  |
|                     |                                     | 200 kSamples/s, 12 bit, single ended, internal 2.5V reference     |     | 75  |     | dBc  |
|                     |                                     | 200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference   |     | 76  |     | dBc  |
|                     |                                     |   |     |     |     |      |



| Symbol                 | Parameter                                      | Condition   | Min                 | Typ               | Max                | Unit         |
|------------------------|--|---|---------------------|-------------------|--------------------|--------------|
|                        |  | 200 kSamples/s, 12 bit, differential, internal 1.25V reference    |                     | 79                |                    | dBc          |
|                        |  | 200 kSamples/s, 12 bit, differential, internal 2.5V reference     |                     | 79                |                    | dBc          |
|                        |  | 200 kSamples/s, 12 bit, differential, 5V reference                |                     | 78                |                    | dBc          |
|                        |  | 200 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference   | 68                  | 79                |                    | dBc          |
|                        |  | 200 kSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference |                     | 79                |                    | dBc          |
| V <sub>ADCOFFSET</sub> | Offset voltage                                 | After calibration, single ended                                   | -3.5                | 0.3               | 3                  | mV           |
|                        |  | After calibration, differential                                   |                     | 0.3               |                    | mV           |
| TGRAD <sub>ADCTH</sub> | Thermometer output gradient                    |   |                     | -1.92             |                    | mV/°C        |
|                        |  |   |                     | -6.3              |                    | ADC Codes/°C |
| DNL <sub>ADC</sub>     | Differential non-linearity (DNL)               |   | -1                  | ±0.7              | 4                  | LSB          |
| INL <sub>ADC</sub>     | Integral non-linearity (INL), End point method |   |                     | ±1.2              | ±3                 | LSB          |
| MC <sub>ADC</sub>      | No missing codes                               |   | 11.999 <sup>1</sup> | 12                |                    | bits         |
| GAIN <sub>ED</sub>     | Gain error drift                               | 1.25V reference   |                     | 0.01 <sup>2</sup> | 0.033 <sup>3</sup> | %/°C         |
|                        |  | 2.5V reference  |                     | 0.01 <sup>2</sup> | 0.03 <sup>3</sup>  | %/°C         |
| OFFSET <sub>ED</sub>   | Offset error drift                             | 1.25V reference   |                     | 0.2 <sup>2</sup>  | 0.7 <sup>3</sup>   | LSB/°C       |
|                        |  | 2.5V reference  |                     | 0.2 <sup>2</sup>  | 0.62 <sup>3</sup>  | LSB/°C       |

<sup>1</sup>On the average every ADC will have one missing code, most likely to appear around 2048 +/- n\*512 where n can be a value in the set {-3, -2, -1, 1, 2, 3}. There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.



<sup>2</sup>Typical numbers given by abs(Mean) / (85 - 25).

<sup>3</sup>Max number given by (abs(Mean) + 3x stddev) / (85 - 25).

The integral non-linearity (INL) and differential non-linearity parameters are explained in Figure 3.24 (p. 37) and Figure 3.25 (p. 37) , respectively.

**Figure 3.24. Integral Non-Linearity (INL)****Figure 3.25. Differential Non-Linearity (DNL)**

| Symbol | Parameter | Condition  | Min | Typ  | Max | Unit              |
|--------|-----------|--|-----|------|-----|-------------------|
|        |           | V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz<f<1 MHz, OPAxHCMDIS=0 |     | 196  |     | µV <sub>RMS</sub> |
|        |           | V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz<f<1 MHz, OPAxHCMDIS=1 |     | 229  |     | µV <sub>RMS</sub> |
|        |           | RESSEL=7, 0.1 Hz<f<10 kHz, OPAxHCMDIS=0                      |     | 1230 |     | µV <sub>RMS</sub> |
|        |           | RESSEL=7, 0.1 Hz<f<10 kHz, OPAxHCMDIS=1                      |     | 2130 |     | µV <sub>RMS</sub> |
|        |           | RESSEL=7, 0.1 Hz<f<1 MHz, OPAxHCMDIS=0                       |     | 1630 |     | µV <sub>RMS</sub> |
|        |           | RESSEL=7, 0.1 Hz<f<1 MHz, OPAxHCMDIS=1                       |     | 2590 |     | µV <sub>RMS</sub> |

**Figure 3.32. OPAMP Common Mode Rejection Ratio****Figure 3.33. OPAMP Positive Power Supply Rejection Ratio**

| Symbol                                 | Parameter  | Min                                | Typ | Max | Unit |
|--|--|------------------------------------|-----|-----|------|
| t <sub>H_ARDY</sub> <sup>1 2 3 4</sup> | Hold time, from trailing EBI_REn, EBI_WEn edge to EBI_ARDY invalid | -1 + (3 * t <sub>HFCORECLK</sub> ) |     |     | ns   |

<sup>1</sup>Applies for all addressing modes (figure only shows D16A8.)<sup>2</sup>Applies for EBI\_REn, EBI\_WEn (figure only shows EBI\_REn)<sup>3</sup>Applies for all polarities (figure only shows active low signals)<sup>4</sup>Measurement done at 10% and 90% of V<sub>DD</sub> (figure shows 50% of V<sub>DD</sub>)

## 3.16 I2C

**Table 3.25. I2C Standard-mode (Sm)**

| Symbol              | Parameter  | Min | Typ | Max                 | Unit |
|---------------------|--|-----|-----|---------------------|------|
| f <sub>SCL</sub>    | SCL clock frequency                                | 0   |     | 100 <sup>1</sup>    | kHz  |
| t <sub>LOW</sub>    | SCL clock low time                                 | 4.7 |     |                     | μs   |
| t <sub>HIGH</sub>   | SCL clock high time                                | 4.0 |     |                     | μs   |
| t <sub>SU,DAT</sub> | SDA set-up time                                    | 250 |     |                     | ns   |
| t <sub>HD,DAT</sub> | SDA hold time                                      | 8   |     | 3450 <sup>2,3</sup> | ns   |
| t <sub>SU,STA</sub> | Repeated START condition set-up time               | 4.7 |     |                     | μs   |
| t <sub>HD,STA</sub> | (Repeated) START condition hold time               | 4.0 |     |                     | μs   |
| t <sub>SU,STO</sub> | STOP condition set-up time                         | 4.0 |     |                     | μs   |
| t <sub>BUF</sub>    | Bus free time between a STOP and a START condition | 4.7 |     |                     | μs   |

<sup>1</sup>For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32WG Reference Manual.<sup>2</sup>The maximum SDA hold time (t<sub>HD,DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).<sup>3</sup>When transmitting data, this number is guaranteed only when I2Cn\_CLKDIV < ((3450\*10<sup>-9</sup> [s] \* f<sub>HFPERCLK</sub> [Hz]) - 4).

**Table 3.26. I2C Fast-mode (Fm)**

| Symbol              | Parameter  | Min | Typ | Max                | Unit |
|---------------------|--|-----|-----|--------------------|------|
| f <sub>SCL</sub>    | SCL clock frequency                                | 0   |     | 400 <sup>1</sup>   | kHz  |
| t <sub>LOW</sub>    | SCL clock low time                                 | 1.3 |     |                    | μs   |
| t <sub>HIGH</sub>   | SCL clock high time                                | 0.6 |     |                    | μs   |
| t <sub>SU,DAT</sub> | SDA set-up time                                    | 100 |     |                    | ns   |
| t <sub>HD,DAT</sub> | SDA hold time                                      | 8   |     | 900 <sup>2,3</sup> | ns   |
| t <sub>SU,STA</sub> | Repeated START condition set-up time               | 0.6 |     |                    | μs   |
| t <sub>HD,STA</sub> | (Repeated) START condition hold time               | 0.6 |     |                    | μs   |
| t <sub>SU,STO</sub> | STOP condition set-up time                         | 0.6 |     |                    | μs   |
| t <sub>BUF</sub>    | Bus free time between a STOP and a START condition | 1.3 |     |                    | μs   |


<sup>1</sup>For the minimum HFPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32WG Reference Manual.<sup>2</sup>The maximum SDA hold time (t<sub>HD,DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).<sup>3</sup>When transmitting data, this number is guaranteed only when I2Cn\_CLKDIV < ((900\*10<sup>-9</sup> [s] \* f<sub>HFPERCLK</sub> [Hz]) - 4).

| BGA120 Pin# and Name |           | Pin Alternate Functionality / Description                             |                 |                               |  |  |
|----------------------|-----------|---|-----------------|-------------------------------|--|--|
| Pin #                | Pin Name  | Analog  | EBI             | Timers                        | Communication                          | Other                                      |
| A4                   | PE9       |   | EBI_AD01 #0/1/2 | PCNT2_S1IN #1                 |  |  |
| A5                   | PD11      |   | EBI_CS2 #0/1/2  |                               |  |  |
| A6                   | PD9       |   | EBI_CS0 #0/1/2  |                               |  |  |
| A7                   | PF7       |   | EBI_BL1 #0/1/2  | TIM0_CC1 #2                   | U0_RX #0                               |  |
| A8                   | PF5       |   | EBI_REn #0/2    | TIM0_CDTI2 #2/5               | USB_VBUSEN #0                          | PRS_CH2 #1                                 |
| A9                   | PF4       |   | EBI_WEn #0/2    | TIM0_CDTI1 #2/5               |  | PRS_CH1 #1                                 |
| A10                  | PF2       |   | EBI_ARDY #0/1/2 | TIM0_CC2 #5                   | LEU0_TX #4                             | ACMP1_O #0<br>DBG_SWO #0<br>GPIO_EM4WU4    |
| A11                  | USB_VREGI | USB Input to internal 3.3 V regulator.                                |                 |                               |  |  |
| A12                  | USB_VREGO | USB Decoupling for internal 3.3 V USB regulator and regulator output. |                 |                               |  |  |
| A13                  | PF11      |   |                 |                               | U1_RX #1<br>USB_DP                     |  |
| B1                   | PA15      |   | EBI_AD08 #0/1/2 | TIM3_CC2 #0                   |  |  |
| B2                   | PE13      |   | EBI_AD05 #0/1/2 |                               | US0_TX #3<br>US0_CS #0<br>I2C0_SCL #6  | LES_ALTEX7 #0<br>ACMP0_O #0<br>GPIO_EM4WU5 |
| B3                   | PE11      |   | EBI_AD03 #0/1/2 | TIM1_CC1 #1                   | US0_RX #0                              | LES_ALTEX5 #0<br>BOOT_RX                   |
| B4                   | PE8       |   | EBI_AD00 #0/1/2 | PCNT2_S0IN #1                 |  | PRS_CH3 #1                                 |
| B5                   | PD12      |   | EBI_CS3 #0/1/2  |                               |  |  |
| B6                   | PD10      |   | EBI_CS1 #0/1/2  |                               |  |  |
| B7                   | PF8       |   | EBI_WEn #1      | TIM0_CC2 #2                   |  | ETM_TCLK #1                                |
| B8                   | PF6       |   | EBI_BL0 #0/1/2  | TIM0_CC0 #2                   | U0_TX #0                               |  |
| B9                   | PF3       |   | EBI_ALE #0      | TIM0_CDTI0 #2/5               |  | PRS_CH0 #1<br>ETM_TD3 #1                   |
| B10                  | PF1       |   |                 | TIM0_CC1 #5<br>LETIM0_OUT1 #2 | US1_CS #2<br>LEU0_RX #3<br>I2C0_SCL #5 | DBG_SWDIO #0/1/2/3<br>GPIO_EM4WU3          |
| B11                  | PF12      |   |                 |                               | USB_ID                                 |  |
| B12                  | USB_VBUS  | USB 5.0 V VBUS input.   |                 |                               |  |  |
| B13                  | PF10      |   |                 |                               | U1_TX #1<br>USB_DM                     |  |
| C1                   | PA1       |   | EBI_AD10 #0/1/2 | TIM0_CC1 #0/1                 | I2C0_SCL #0                            | CMU_CLK1 #0<br>PRS_CH1 #0                  |
| C2                   | PA0       |   | EBI_AD09 #0/1/2 | TIM0_CC0 #0/1/4               | LEU0_RX #4<br>I2C0_SDA #0              | PRS_CH0 #0<br>GPIO_EM4WU0                  |
| C3                   | PE10      |   | EBI_AD02 #0/1/2 | TIM1_CC0 #1                   | US0_TX #0                              | BOOT_TX                                    |
| C4                   | PD13      |   |                 |                               |  | ETM_TD1 #1                                 |
| C5                   | VSS       | Ground  |                 |                               |  |  |
| C6                   | IOVDD_0   | Digital IO power supply 0.  |                 |                               |  |  |
| C7                   | PF9       |   | EBI_REn #1      |                               |  | ETM_TD0 #1                                 |
| C8                   | VSS       | Ground  |                 |                               |  |  |
| C9                   | IOVDD_1   | Digital IO power supply 1.  |                 |                               |  |  |
| C10                  | PF0       |   |                 | TIM0_CC0 #5<br>LETIM0_OUT0 #2 | US1_CLK #2<br>LEU0_TX #3               | DBG_SWCLK #0/1/2/3                         |

| BGA120 Pin# and Name |          | Pin Alternate Functionality / Description      |                 |  |                         |                             |
|----------------------|----------|--|-----------------|--|-------------------------|-----------------------------|
| Pin #                | Pin Name | Analog   | EBI             | Timers   | Communication           | Other                       |
|                      |          |  |                 |  | I2C0_SDA #5             |                             |
| C11                  | PE4      |  | EBI_A11 #0/1/2  |  | US0_CS #1               |                             |
| C12                  | PC14     | ACMP1_CH6<br>DAC0_OUT1ALT #2/<br>OPAMP_OUT1ALT |                 | TIM0_CDTI1 #1/3<br>TIM1_CC1 #0<br>PCNT0_S1IN #0                | US0_CS #3<br>U0_TX #3   | LES_CH14 #0                 |
| C13                  | PC15     | ACMP1_CH7<br>DAC0_OUT1ALT #3/<br>OPAMP_OUT1ALT |                 | TIM0_CDTI2 #1/3<br>TIM1_CC2 #0                                 | US0_CLK #3<br>U0_RX #3  | LES_CH15 #0<br>DBG_SWO #1   |
| D1                   | PA3      |  | EBI_AD12 #0/1/2 | TIM0_CDTI0 #0  | U0_TX #2                | LES_ALTEX2 #0<br>ETM_TD1 #3 |
| D2                   | PA2      |  | EBI_AD11 #0/1/2 | TIM0_CC2 #0/1  |                         | CMU_CLK0 #0<br>ETM_TD0 #3   |
| D3                   | PB15     |  |                 |  |                         | ETM_TD2 #1                  |
| D11                  | PE5      |  | EBI_A12 #0/1/2  |  | US0_CLK #1              |                             |
| D12                  | PC12     | ACMP1_CH4<br>DAC0_OUT1ALT #0/<br>OPAMP_OUT1ALT |                 |  | U1_TX #0                | CMU_CLK0 #1<br>LES_CH12 #0  |
| D13                  | PC13     | ACMP1_CH5<br>DAC0_OUT1ALT #1/<br>OPAMP_OUT1ALT |                 | TIM0_CDTI0 #1/3<br>TIM1_CC0 #0<br>TIM1_CC2 #4<br>PCNT0_S0IN #0 | U1_RX #0                | LES_CH13 #0                 |
| E1                   | PA6      |  | EBI_AD15 #0/1/2 |  | LEU1_RX #1              | ETM_TCLK #3<br>GPIO_EM4WU1  |
| E2                   | PA5      |  | EBI_AD14 #0/1/2 | TIM0_CDTI2 #0  | LEU1_TX #1              | LES_ALTEX4 #0<br>ETM_TD3 #3 |
| E3                   | PA4      |  | EBI_AD13 #0/1/2 | TIM0_CDTI1 #0  | U0_RX #2                | LES_ALTEX3 #0<br>ETM_TD2 #3 |
| E11                  | PE6      |  | EBI_A13 #0/1/2  |  | US0_RX #1               |                             |
| E12                  | PC10     | ACMP1_CH2                                      | EBI_A10 #1/2    | TIM2_CC2 #2  | US0_RX #2               | LES_CH10 #0                 |
| E13                  | PC11     | ACMP1_CH3                                      | EBI_ALE #1/2    |  | US0_TX #2               | LES_CH11 #0                 |
| F1                   | PB0      |  | EBI_A16 #0/1/2  | TIM1_CC0 #2  |                         |                             |
| F2                   | PB1      |  | EBI_A17 #0/1/2  | TIM1_CC1 #2  |                         |                             |
| F3                   | PB2      |  | EBI_A18 #0/1/2  | TIM1_CC2 #2  |                         |                             |
| F11                  | PE7      |  | EBI_A14 #0/1/2  |  | US0_TX #1               |                             |
| F12                  | PC8      | ACMP1_CH0                                      | EBI_A15 #0/1/2  | TIM2_CC0 #2  | US0_CS #2               | LES_CH8 #0                  |
| F13                  | PC9      | ACMP1_CH1                                      | EBI_A09 #1/2    | TIM2_CC1 #2  | US0_CLK #2              | LES_CH9 #0<br>GPIO_EM4WU2   |
| G1                   | PB3      |  | EBI_A19 #0/1/2  | PCNT1_S0IN #1  | US2_TX #1               |                             |
| G2                   | PB4      |  | EBI_A20 #0/1/2  | PCNT1_S1IN #1  | US2_RX #1               |                             |
| G3                   | IOVDD_2  | Digital IO power supply 2.                     |                 |  |                         |                             |
| G11                  | PE0      |  | EBI_A07 #0/1/2  | TIM3_CC0 #1<br>PCNT0_S0IN #1                                   | U0_TX #1<br>I2C1_SDA #2 |                             |
| G12                  | PE1      |  | EBI_A08 #0/1/2  | TIM3_CC1 #1<br>PCNT0_S1IN #1                                   | U0_RX #1<br>I2C1_SCL #2 |                             |
| G13                  | PE3      | BU_STAT  | EBI_A10 #0      |  | U1_RX #3                | ACMP1_O #1                  |
| H1                   | PB5      |  | EBI_A21 #0/1/2  |  | US2_CLK #1              |                             |
| H2                   | PB6      |  | EBI_A22 #0/1/2  |  | US2_CS #1               |                             |
| H3                   | VSS      | Ground   |                 |  |                         |                             |

## 4.5 BGA120 Package

**Figure 4.3. BGA120**



Rev: 97SPR0132IA\_XO1\_06APR2011

Note:

1. The dimensions in parenthesis are reference.
2. Datum "C" and seating plane are defined by the crown of the soldier balls.
3. All dimensions are in millimeters.

The BGA120 Package uses SAC105 solderballs.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see:  
<http://www.silabs.com/support/quality/pages/default.aspx>.

## 5 PCB Layout and Soldering

### 5.1 Recommended PCB Layout

Figure 5.1. BGA120 PCB Land Pattern




Table 5.1. BGA120 PCB Land Pattern Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) |
|--------|-----------|
| a      | 0.25      |
| b      | 0.50      |
| d      | 6.00      |
| e      | 6.00      |

## List of Figures

|  |    |
|--|----|
| 2.1. Block Diagram .....   | 3  |
| 2.2. EFM32WG395 Memory Map with largest RAM and Flash sizes .....                                  | 9  |
| 3.1. EM1 Current consumption with all peripheral clocks disabled and HFXO running at 48MHz .....   | 13 |
| 3.2. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 28MHz .....  | 13 |
| 3.3. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 21MHz .....  | 14 |
| 3.4. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 14MHz .....  | 14 |
| 3.5. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 11MHz .....  | 15 |
| 3.6. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 6.6MHz ..... | 15 |
| 3.7. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 1.2MHz ..... | 16 |
| 3.8. EM2 current consumption. RTC prescaled to 1kHz, 32.768 kHz LFRCO. ....                        | 16 |
| 3.9. EM3 current consumption. ....   | 17 |
| 3.10. EM4 current consumption. ....  | 17 |
| 3.11. Typical Low-Level Output Current, 2V Supply Voltage .....                                    | 21 |
| 3.12. Typical High-Level Output Current, 2V Supply Voltage .....                                   | 22 |
| 3.13. Typical Low-Level Output Current, 3V Supply Voltage .....                                    | 23 |
| 3.14. Typical High-Level Output Current, 3V Supply Voltage .....                                   | 24 |
| 3.15. Typical Low-Level Output Current, 3.8V Supply Voltage .....                                  | 25 |
| 3.16. Typical High-Level Output Current, 3.8V Supply Voltage .....                                 | 26 |
| 3.17. Calibrated LFRCO Frequency vs Temperature and Supply Voltage .....                           | 28 |
| 3.18. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature .....                | 29 |
| 3.19. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature .....                | 30 |
| 3.20. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature .....               | 30 |
| 3.21. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature .....               | 30 |
| 3.22. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature .....               | 31 |
| 3.23. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature .....               | 31 |
| 3.24. Integral Non-Linearity (INL) .....   | 37 |
| 3.25. Differential Non-Linearity (DNL) .....   | 37 |
| 3.26. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C .....  | 38 |
| 3.27. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C .....                            | 39 |
| 3.28. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C .....                        | 40 |
| 3.29. ADC Absolute Offset, Common Mode = Vdd /2 .....  | 41 |
| 3.30. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V .....                | 41 |
| 3.31. ADC Temperature sensor readout .....   | 42 |
| 3.32. OPAMP Common Mode Rejection Ratio .....  | 45 |
| 3.33. OPAMP Positive Power Supply Rejection Ratio .....  | 45 |
| 3.34. OPAMP Negative Power Supply Rejection Ratio .....  | 46 |
| 3.35. OPAMP Voltage Noise Spectral Density (Unity Gain) $V_{out}=1V$ .....                         | 46 |
| 3.36. OPAMP Voltage Noise Spectral Density (Non-Unity Gain) .....                                  | 46 |
| 3.37. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1 .....                | 48 |
| 3.38. EBI Write Enable Timing .....  | 49 |
| 3.39. EBI Address Latch Enable Related Output Timing .....   | 50 |
| 3.40. EBI Read Enable Related Output Timing .....  | 51 |
| 3.41. EBI Read Enable Related Timing Requirements .....  | 52 |
| 3.42. EBI Ready/Wait Related Timing Requirements .....   | 52 |
| 3.43. SPI Master Timing .....  | 54 |
| 3.44. SPI Slave Timing .....   | 55 |
| 4.1. EFM32WG395 Pinout (top view, not to scale) .....  | 57 |
| 4.2. Opamp Pinout .....  | 68 |
| 4.3. BGA120 .....  | 69 |
| 5.1. BGA120 PCB Land Pattern .....   | 70 |
| 5.2. BGA120 PCB Solder Mask .....  | 71 |
| 5.3. BGA120 PCB Stencil Design .....   | 72 |
| 6.1. Example Chip Marking (top view) .....   | 73 |

# silabs.com

