



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 22 |
| Program Memory Size | 7KB (4K x 14) |
| Program Memory Type | OTP |
| EEPROM Size | - · |
| RAM Size | 256 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V |
| Data Converters | A/D 6x12b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 28-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16c773-i-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





PIC16C77X

NOTES:

PIC16C77X

NOTES:

7.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 7-4 EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

| PWM Frequency | 1.22 kHz | 4.88 kHz | 19.53 kHz | 78.12 kHz | 156.3 kHz | 208.3 kHz |
|----------------------------|----------|----------|-----------|-----------|-----------|-----------|
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | 0xFF | 0xFF | 0xFF | 0x3F | 0x1F | 0x17 |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 5.5 |

TABLE 7-5 REGISTERS ASSOCIATED WITH PWM AND TIMER2

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets |
|-----------------------|---------|----------------------|----------------|------------|-----------|-----------|--------|---------|---------|--------------------------|---------------------------------|
| 0Bh,8Bh, 10Bh,18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| 8Ch | PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| 87h | TRISC | PORTC D | ata Directio | n Register | | | | | | 1111 1111 | 1111 1111 |
| 11h | TMR2 | Timer2 mo | dule's registe | ər | | | | | | 0000 0000 | 0000 0000 |
| 92h | PR2 | Timer2 mo | dule's perioc | l register | | | | | | 1111 1111 | 1111 1111 |
| 12h | T2CON | _ | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | -000 0000 |
| 15h | CCPR1L | Capture/Co | mpare/PWN | | xxxx xxxx | uuuu uuuu | | | | | |
| 16h | CCPR1H | Capture/Co | mpare/PWM | | xxxx xxxx | uuuu uuuu | | | | | |
| 17h | CCP1CON | — | — | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 00 0000 | 00 0000 |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin, always maintain these bits clear.

8.1 SPI Mode

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO)
- Serial Data In (SDI)
- Serial Clock (SCK)

Additionally, a fourth pin may be used when in a slave mode of operation:

Slave Select (SS)

8.1.1 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- · Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data input sample phase
- (middle or end of data output time)Clock edge
- (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select Mode (Slave mode only)

Figure 8-4 shows the block diagram of the MSSP module when in SPI mode.

FIGURE 8-4: MSSP BLOCK DIAGRAM (SPI MODE)



The MSSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device. MSb first. The SSPBUF holds the data that was written to the SSPSR. until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit BF (SSPSTAT<0>) and the interrupt flag bit SSPIF (PIR1<3>) are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit WCOL (SSPCON<7>) will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSP-BUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when the SSP-BUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the MSSP Interrupt is used to

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START (S) or STOP (P) bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer.

SSPBUF is the register to which the transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

8.2.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data when required (slavetransmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (\overline{ACK}) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

If the BF bit is set, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF and SSPOV are set. Table 8-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the l^2 C specification as well as the requirement of the MSSP module is shown in timing parameter #100 and parameter #101 of the Electrical Specifications.

8.2.1.1 ADDRESSING

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register on the falling edge of the 8th SCL pulse.
- b) The buffer full bit, BF is set on the falling edge of the 8th SCL pulse.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the 9th SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT-2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address. This will clear bit UA and release the SCL line.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Note: Following the Repeated Start condition (step 7) in 10-bit mode, the user only needs to match the first 7-bit address. The user does not update the SSPADD for the second half of the address.



8.2.18.16 BUS COLLISION DURING A REPEATED START CONDITION

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0>, and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e. another master is attempting to transmit a data '0'). If

however SDA is sampled high then the BRG is reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs, because no two masters can assert SDA at exactly the same time.

If, however, SCL goes from high to low before the BRG times out and SDA has not already been asserted, then a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition.

If at the end of the BRG time out both SCL and SDA are still high, the SDA pin is driven low, the BRG is reloaded, and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete (Figure 8-38).

FIGURE 8-38: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)



FIGURE 8-39: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



9.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 9-6. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at FOSC.

The USART module has a special provision for multiprocessor communication. When the RX9 bit is set in the RCSTA register, 9-bits are received and the ninth bit is placed in the RX9D status bit of the RSTA register. The port can be programmed such that when the stop bit is received, the serial port interrupt will only be activated if the RX9D bit = 1. This feature is enabled by setting the ADDEN bit RCSTA<3> in the RCSTA register. This feature can be used in a multi-processor system as follows:

A master processor intends to transmit a block of data to one of many slaves. It must first send out an address byte that identifies the target slave. An address byte is identified by the RX9D bit being a '1' (instead of a '0' for a data byte). If the ADDEN bit is set in the slave's RCSTA register, all data bytes will be ignored. However, if the ninth received bit is equal to a '1', indicating that the received byte is an address, the slave will be interrupted and the contents of the RSR register will be transferred into the receive buffer. This allows the slave can examine the received byte to see if it is addressed. The addressed slave will then clear its ADDEN bit and prepare to receive data bytes from the master.

When ADDEN is set, all data bytes are ignored. Following the STOP bit, the data will not be loaded into the receive buffer, and no interrupt will occur. If another byte is shifted into the RSR register, the previous data byte will be lost.

The ADDEN bit will only take effect when the receiver is configured in 9-bit mode.

The receiver block diagram is shown in Figure 9-6.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

9.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

Steps to follow when setting up an Asynchronous Reception with Address Detect Enabled:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH.
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- · If interrupts are desired, then set enable bit RCIE.
- Set bit RX9 to enable 9-bit reception.
- · Set ADDEN to enable address detect.
- Enable the reception by setting enable bit CREN.
- Flag bit RCIF will be set when reception is complete, and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register, to determine if the device is being addressed.
- If any error occurred, clear the error by clearing enable bit CREN.
- If the device has been addressed, clear the ADDEN bit to allow data bytes and address bytes to be read into the receive buffer, and interrupt the CPU.

9.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set then CREN takes precedence.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. (Section 9.1)
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.

- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other Resets |
|---------|-------|----------------------|----------|----------|-------|-----------|-----------|--------|--------|--------------------------|---------------------------|
| 0Ch | PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| 18h | RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 000x | 0000 000x |
| 1Ah | RCREG | USART R | eceive I | Register | | | | | | 0000 0000 | 0000 0000 |
| 8Ch | PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| 98h | TXSTA | CSRC | TX9 | TXEN | SYNC | _ | BRGH | TRMT | TX9D | 0000 -010 | 0000 -010 |
| 99h | SPBRG | Baud Rate | e Gener | ator Reg | | 0000 0000 | 0000 0000 | | | | |

TABLE 9-9 REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

FIGURE 9-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

| C7/RX/DT pin | <u>;</u> | bit0 | bit1 | bit2 | bit3 | bit4 | , bit5 | bit6 | bit7 | 1 |
|---------------|----------|-------------|------|--------|--------|-------------|--------|--------|-------------|-------------|
| C6/TX/CK pin | · | <u>.</u> | | | | | | | | 1 1 1 |
| Write to | ¦ | 1 | 1 | 1 1 | 1 1 | 1 | 1 | t t | 1 | 1 |
| DILGHEN | _! | 1 1 1 | 1 | t t | r r | I I I | 1 1 | r t | 1 1 1 | 1 |
| SREN bit — | 1 | 1 | 1 | r r | r r | 1 | 1 | 1 1 | | |
| CREN bit _'0' | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 T | 1 | |
| RCIF bit | 1 | 1 | 1 | 1 | 1 1 | 1 | 1 | 1 1 | 1 | |
| Read | 1 | 1 1 1 | 1 | t t | t t | 1 1 1 | 1 | t t | r r r | 6 |
| RXREG | 1 | 1 | 1 | 1 | 1 | 1 | 1 | ı | 1 | |

FIGURE 11-2: ADCON1 REGISTER (ADDRESS 9Fh)

| R/W-0 | R/W-0 |) F | ?/W-0 | R/W | -0 F | R/W-0 | R/W- | -0 F | R/W-0 | R/W | -0 | | |
|---------|-------------------------------------|-----------------------------------|------------------------|----------|----------|----------|-------------------|------------|-----------|-------|----|---------------------|--|
| ADFM | VCFG | 2 V | CFG1 | VCF | G0 F | CFG3 | PCFC | 32 P | CFG1 | PCF | G0 | R = | Readable bit |
| bit7 | | | | 1 | 1 | | I | | | bit 0 | | W = U = - n = | Writable bit Unimplemented bit, read as '0' Value at POR reset |
| bit 7: | ADFM : 1 = Rig 0 = Lef | : A/D R ht justi t justifie | esult Fo fied ed | ormat S | Select b | bit | | | | | | | |
| bit 6:4 | VCFG2 | 2:VCFG | GO: Volt | age ref | erence | configu | uration I | oits | | | | | |
| | | A/ | D VREF | =H | Α | /D Vre | FL | | | | | | |
| | 000 | | AVDD | | | Avss | | | | | | | |
| | 001 | Exte | ernal VF | REF+ | Ext | ernal V | REF- | | | | | | |
| | 010 | Inte | ernal V | RH | Int | ernal V | RL | | | | | | |
| | 011 | Exte | ernal VF | REF+ | | Avss | | | | | | | |
| | 100 | Inte | ernal V | RH | | Avss | | | | | | | |
| | 101 | | AVDD | | Ext | ernal V | REF- | | | | | | |
| | 110 | | Avdd | | Int | ernal V | RL | | | | | | |
| | 111 | Int | ernal V | RL | | Avss | | | | | | | |
| bit 3:0 | PCFG | | 60: A/D | Port C | onfigur | ation bi | ts ⁽¹⁾ | VN3 | 4112 | AN1 | | 0 | |
| | 0000 | ANS | | | | ANS | AN4 A | ANG | | | | 0 | |
| | 0000 | Δ | Δ | Δ | Δ | Δ | Δ | Δ | Δ | Δ | Δ | _ | |
| | 0010 | A | A | A | A | A | A | A | A | A | A | _ | |
| | 0011 | A | A | A | A | A | A | A | A | A | A | - | |
| | 0100 | A | A | А | A | A | А | А | А | A | A | _ | |
| | 0101 | Α | Α | Α | Α | Α | А | А | Α | А | A | _ | |
| | 0110 | D | А | А | А | А | А | А | А | А | A | | |
| | 0111 | D | D | Α | Α | Α | А | А | Α | А | Α | | |
| | 1000 | D | D | D | А | А | А | А | А | Α | Α | _ | |
| | 1001 | D | D | D | D | А | А | А | А | А | Α | | |
| | 1010 | D | D | D | D | D | Α | А | Α | А | Α | | |
| | 1011 | D | D | D | D | D | D | А | Α | Α | Α | | |
| | 1100 | D | D | D | D | D | D | D | А | А | Α | | |
| | 1101 | D | D | D | D | D | D | D | D | Α | A | | |
| | 1110 | D | D | D | D | D | D | D | D | D | Α | | |
| | 1111 | D | D | D | D | D | D | D | D | D | D | | |
| | A = An | nalog in | put D | = Digita | I I/O | | | | | | | - | |
| Note 1: | Selecti | on of a | n unimp | olemen | ted cha | annel pr | oduces | a resu | ult of Ox | FFFFF | F. | | |





12.8 <u>Time-out Sequence</u>

On power-up the time-out sequence is as follows: First PWRT time-out is invoked by the POR pulse. When the PWRT delay expires the Oscillator Start-up Timer is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 12-7, Figure 12-8, Figure 12-9 and Figure 12-10 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (Figure 12-9). This is useful for testing purposes or to synchronize more than one PICmicro microcontroller operating in parallel.

Table 12-5 shows the reset conditions for some special function registers, while Table 12-6 shows the reset conditions for all the registers.

12.9 <u>Power Control/Status Register</u> (PCON)

The Power Control/Status Register, PCON has two status bits that provide indication of which power-up type reset occurred.

Bit0 is Brown-out Reset Status bit, \overline{BOR} . Bit \overline{BOR} is set on a Power-on Reset. It must then be set by the user and checked on subsequent resets to see if bit \overline{BOR} cleared, indicating a BOR occurred. However, if the brown-out circuitry is disabled, the \overline{BOR} bit is a "Don't Care" bit and is considered unknown upon a POR.

Bit1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

| Occillator Configuration | Power | -up | Brown out | Wake-up from |
|--------------------------|------------------|-----------|------------------|--------------|
| Oscillator Configuration | PWRTE = 0 | PWRTE = 1 | BIOWII-OUL | SLEEP |
| XT, HS, LP | 72 ms + 1024Tosc | 1024Tosc | 72 ms + 1024Tosc | 1024Tosc |
| RC | 72 ms | — | 72 ms | — |

TABLE 12-3 TIME-OUT IN VARIOUS SITUATIONS

TABLE 12-4 STATUS BITS AND THEIR SIGNIFICANCE

| POR | BOR | то | PD | |
|-----|-----|----|----|---|
| 0 | 1 | 1 | 1 | Power-on Reset |
| 0 | x | 0 | x | Illegal, TO is set on POR |
| 0 | x | x | 0 | Illegal, PD is set on POR |
| 1 | 0 | 1 | 1 | Brown-out Reset |
| 1 | 1 | 0 | 1 | WDT Reset |
| 1 | 1 | 0 | 0 | WDT Wake-up |
| 1 | 1 | u | u | MCLR Reset during normal operation |
| 1 | 1 | 1 | 0 | MCLR Reset during SLEEP or interrupt wake-up from SLEEP |

TABLE 12-5 RESET CONDITION FOR SPECIAL REGISTERS

| Condition | Program Counter | STATUS Register | PCON Register | | |
|------------------------------------|-----------------------|--------------------|------------------|--|--|
| Power-on Reset | 000h | 0001 1xxx | 01 | | |
| MCLR Reset during normal operation | 000h | 000u uuuu | uu | | |
| MCLR Reset during SLEEP | 000h | 0001 0uuu | uu | | |
| WDT Reset | 000h | 0000 luuu | uu | | |
| WDT Wake-up | PC + 1 | uuu0 0uuu | uu | | |
| Brown-out Reset | 000h | 0001 luuu | u0 | | |
| Interrupt wake-up from SLEEP | PC + 1 ⁽¹⁾ | uuul 0uuu | uu | | |

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

12.10.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 12.13 for details on SLEEP mode.

12.10.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 4.0)

12.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 3.2)

12.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, i.e., W register and STATUS register. This will have to be implemented in software.

Example 12-1 stores and restores the W and STATUS registers. The register, W_TEMP, must be defined in each bank and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1).

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Stores the PCLATH register.
- d) Executes the interrupt service routine code (User-generated).
- e) Restores the STATUS register (and bank select bit).
- f) Restores the W and PCLATH registers.

EXAMPLE 12-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

| MOVWF | W_TEMP | ;Copy W to TEMP register, could be bank one or zero |
|--------|----------------|---|
| SWAPF | STATUS,W | ;Swap status to be saved into W |
| CLRF | STATUS | ;bank 0, regardless of current bank, Clears IRP,RP1,RP0 |
| MOVWF | STATUS_TEMP | ;Save status to bank zero STATUS_TEMP register |
| MOVF | PCLATH, W | ;Only required if using pages 1, 2 and/or 3 |
| MOVWF | PCLATH_TEMP | ;Save PCLATH into W |
| CLRF | PCLATH | ;Page zero, regardless of current page |
| BCF | STATUS, IRP | ;Return to Bank 0 |
| MOVF | FSR, W | ;Copy FSR to W |
| MOVWF | FSR TEMP | ;Copy FSR from W to FSR TEMP |
| : | | |
| :(ISR) | | |
| : | | |
| MOVF | PCLATH TEMP, W | ;Restore PCLATH |
| MOVWF | PCLATH | ;Move W into PCLATH |
| SWAPF | STATUS_TEMP,W | ;Swap STATUS_TEMP register into W |
| | | ;(sets bank to original state) |
| MOVWF | STATUS | ;Move W into STATUS register |
| SWAPF | W_TEMP,F | ;Swap W_TEMP |
| SWAPF | W TEMP,W | ;Swap W TEMP into W |

TABLE 13-2 PIC16CXXX INSTRUCTION SET

| Mnemonic, | | Description | Cycles | | 14-Bit | Opcode | • | Status | Notes |
|------------|--------|------------------------------|--------|-----|--------|--------|------|----------|-------|
| Operands | | | | MSb | | | LSb | Affected | |
| BYTE-ORIE | NTED I | FILE REGISTER OPERATIONS | | | | | | | |
| ADDWF | f, d | Add W and f | 1 | 00 | 0111 | dfff | ffff | C,DC,Z | 1,2 |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z | 1,2 |
| CLRF | f | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | - | Clear W | 1 | 00 | 0001 | 0xxx | xxxx | Z | |
| COMF | f, d | Complement f | 1 | 00 | 1001 | dfff | ffff | Z | 1,2 |
| DECF | f, d | Decrement f | 1 | 00 | 0011 | dfff | ffff | Z | 1,2 |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1(2) | 00 | 1011 | dfff | ffff | | 1,2,3 |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z | 1,2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 00 | 1111 | dfff | ffff | | 1,2,3 |
| IORWF | f, d | Inclusive OR W with f | 1 | 00 | 0100 | dfff | ffff | Z | 1,2 |
| MOVF | f, d | Move f | 1 | 00 | 1000 | dfff | ffff | Z | 1,2 |
| MOVWF | f | Move W to f | 1 | 00 | 0000 | lfff | ffff | | |
| NOP | - | No Operation | 1 | 00 | 0000 | 0xx0 | 0000 | | |
| RLF | f, d | Rotate Left f through Carry | 1 | 00 | 1101 | dfff | ffff | С | 1,2 |
| RRF | f, d | Rotate Right f through Carry | 1 | 00 | 1100 | dfff | ffff | С | 1,2 |
| SUBWF | f, d | Subtract W from f | 1 | 00 | 0010 | dfff | ffff | C,DC,Z | 1,2 |
| SWAPF | f, d | Swap nibbles in f | 1 | 00 | 1110 | dfff | ffff | | 1,2 |
| XORWF | f, d | Exclusive OR W with f | 1 | 00 | 0110 | dfff | ffff | Z | 1,2 |
| BIT-ORIENT | ED FIL | E REGISTER OPERATIONS | | | | | | | |
| BCF | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff | | 1,2 |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | ffff | | 1,2 |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 (2) | 01 | 10bb | bfff | ffff | | 3 |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff | | 3 |
| LITERAL AN | ND COI | NTROL OPERATIONS | | | | | | | |
| ADDLW | k | Add literal and W | 1 | 11 | 111x | kkkk | kkkk | C,DC,Z | |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Z | |
| CALL | k | Call subroutine | 2 | 10 | 0kkk | kkkk | kkkk | | |
| CLRWDT | - | Clear Watchdog Timer | 1 | 00 | 0000 | 0110 | 0100 | TO,PD | |
| GOTO | k | Go to address | 2 | 10 | 1kkk | kkkk | kkkk | | |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | kkkk | kkkk | Z | |
| MOVLW | k | Move literal to W | 1 | 11 | 00xx | kkkk | kkkk | | |
| RETFIE | - | Return from interrupt | 2 | 00 | 0000 | 0000 | 1001 | | |
| RETLW | k | Return with literal in W | 2 | 11 | 01xx | kkkk | kkkk | | |
| RETURN | - | Return from Subroutine | 2 | 00 | 0000 | 0000 | 1000 | | |
| SLEEP | - | Go into standby mode | 1 | 00 | 0000 | 0110 | 0011 | TO,PD | |
| SUBLW | k | Subtract W from literal | 1 | 11 | 110x | kkkk | kkkk | C,DC,Z | |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | 1010 | kkkk | kkkk | Z | |

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

15.5 AC Characteristics: PIC16C77X (Commercial, Industrial)

15.5.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:



16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25° C. 'Max' or 'min' represents (mean + 3σ) or (mean - 3σ) respectively, where σ is standard deviation, over the whole temperature range.

Graphs and Tables not available at this time.

17.9 K04-071 44-Lead Plastic Quad Flatpack (PQ) 10x10x2 mm Body, 1.6/0.15 mm Lead Form

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | | INCHES | | MILLIMETERS* | | | | | |
|-------------------------|----|-------|--------|-------|--------------|-------|-------|--|--|--|
| Dimension Limits | | MIN | NOM | MAX | MIN | NOM | MAX | | | |
| Pitch | р | | 0.031 | | | 0.80 | | | | |
| Number of Pins | n | | 44 | | | 44 | | | | |
| Pins along Width | n1 | | 11 | | | 11 | | | | |
| Overall Pack. Height | A | 0.079 | 0.086 | 0.093 | 2.00 | 2.18 | 2.35 | | | |
| Shoulder Height | A1 | 0.032 | 0.044 | 0.056 | 0.81 | 1.11 | 1.41 | | | |
| Standoff | A2 | 0.002 | 0.006 | 0.010 | 0.05 | 0.15 | 0.25 | | | |
| Shoulder Radius | R1 | 0.005 | 0.005 | 0.010 | 0.13 | 0.13 | 0.25 | | | |
| Gull Wing Radius | R2 | 0.005 | 0.012 | 0.015 | 0.13 | 0.30 | 0.38 | | | |
| Foot Length | L | 0.015 | 0.020 | 0.025 | 0.38 | 0.51 | 0.64 | | | |
| Foot Angle | φ | 0 | 3.5 | 7 | 0 | 3.5 | 7 | | | |
| Radius Centerline | L1 | 0.011 | 0.016 | 0.021 | 0.28 | 0.41 | 0.53 | | | |
| Lead Thickness | С | 0.005 | 0.007 | 0.009 | 0.13 | 0.18 | 0.23 | | | |
| Lower Lead Width | Bţ | 0.012 | 0.015 | 0.018 | 0.30 | 0.37 | 0.45 | | | |
| Outside Tip Length | D1 | 0.510 | 0.520 | 0.530 | 12.95 | 13.20 | 13.45 | | | |
| Outside Tip Width | E1 | 0.510 | 0.520 | 0.530 | 12.95 | 13.20 | 13.45 | | | |
| Molded Pack. Length | D‡ | 0.390 | 0.394 | 0.398 | 9.90 | 10.00 | 10.10 | | | |
| Molded Pack. Width | E‡ | 0.390 | 0.394 | 0.398 | 9.90 | 10.00 | 10.10 | | | |
| Pin 1 Corner Chamfer | х | 0.025 | 0.035 | 0.045 | 0.635 | 0.89 | 1.143 | | | |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 | | | |
| Mold Draft Angle Bottom | β | 5 | 12 | 15 | 5 | 12 | 15 | | | |

Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E." JEDEC equivalent:MS-022 AB

| RC4/SDI/SDA Pin | 7, 9 |
|---|--|
| RC5/SDO Pin | 7, 9 |
| RC6/TX/CK Pin | 7, 9, 98 |
| RC7/RX/DT Pin | 7, 9, 98, 99 |
| TRISC Register | 32, 97 |
| PORTC Register | 13 |
| PORTD | 9, 15, 37 |
| Block Diagram | |
| Parallel Slave Port (PSP) Function | |
| PORID Register | |
| I RISD Register | |
| PORID Register | |
| PORTE | |
| Analog Port Pins | 9, 36, 37 |
| BIOCK Diagram | |
| Input Buffer Overflow (IBOV Bit) | |
| Output Buffer Full Status (ORE Bit) | |
| DORTE Degister | |
| PORTE Register | |
| PSP Mode Select (PSPMODE Bit) | 34, 35, 37 |
| | 9, 30, 37 |
| | 9, 36, 37 |
| TRISE Degister | 9, 30, 37 |
| POPTE Pagister | |
| PORTE Register | 13, 120 |
| Posiscaler, Timerz | 45 |
| Select (TOUTFSS.TOUTFS0 bits) | |
| Assignment (BCA Bit) | |
| Ricek Diagram | |
| Diock Diagrafii | |
| Switching Botwoon Timor() and WDT | |
| Power on Poset (POP) 127, 121, 1 | 20 122 124 |
| 1 Ower-on neset (1 On) 127, 131, 1 | JZ. 100. 104 |
| Oscillator Start-up Timer (OST) | 107 130 |
| Oscillator Start-up Timer (OST) | 127, 132 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Bower Control (PCON) Register | 127, 132 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power down (PD Bit) | 127, 132 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Poset Circuit External | 127, 132 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) | 127, 132 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out (TO Bit) | 127, 132 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out (TO Bit) Time-out sequence | |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out TO Bit) Time-out Sequence Time-out Sequence | |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out (TO Bit) Time-out Sequence Time-out Sequence on Power-up P22 Begister | |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out (TO Bit) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler Canture | 127, 132 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out (TO Bit) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Timer0 | 127, 132 23 133 16 132 127, 132 127, 132 127, 132 135, 136 14 4 48 39 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out (TO Bit) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) | 127, 132 23 133 16 132 127, 132 127, 132 127, 132 135, 136 14 48 39 17, 39 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out (TO Bit) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram | 127, 132 23 133 16 |
| Oscillator Start-up Timer (OST) POR Status (FOR Bit) Power Control (PCON) Register Power-down (FD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) | 127, 132 23 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT | 127, 132 23 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler Timer1 | 127, 132 23 133 133 16 132 127, 132 127, 132 127, 132 135, 136 135, 136 48 39 17, 39 40 17, 39 40 17, 39 40 42 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) | 127, 132 23 133 16 16 132 127, 132 127, 132 127, 132 135, 136 135, 136 135, 136 14 40 17, 39 40 17, 39 40 41 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) Prescaler, Timer2 | 127, 132 23 133 16 |
| Oscillator Start-up Timer (OST) POR Status (FOR Bit) Power Control (PCON) Register Power-down (FD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (TICKPS1:TICKPS0 Bits) Prescaler, Timer2 Select (TZCKPS1:TICKPS0 Bits) | 127, 132 23 |
| Oscillator Start-up Timer (OST) POR Status (FOR Bit) Power Control (PCON) Register Power-down (FD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Capture Prescaler, Capture Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) Prescaler, Timer2 Select (T2CKPS1:T2CKPS0 Bits) Select (T2CKPS1:T2CKPS0 Bits) PRO MATE® II Universal Programmer | 127, 132 23 |
| Oscillator Start-up Timer (OST) POR Status (FOR Bit) Power Control (PCON) Register Power-down (FD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Capture Prescaler, Capture Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) Prescaler, Timer2 Select (T2CKPS1:T2CKPS0 Bits) PRO MATE® II Universal Programmer Product Identification System | 127, 132 23 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) Prescaler, Timer2 Select (T2CKPS1:T2CKPS0 Bits) PRO MATE® II Universal Programmer Product Identification System Program Counter | 127, 132 23 33 133 16 132 127, 132 16 133, 136 14 48 39 17, 39 40 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) Select (T2CKPS1:T2CKPS0 Bits) Select (T2CKPS1:T2CKPS0 Bits) PRO MATE® II Universal Programmer Product Identification System Program Counter PCL Register | 127, 132 23 |
| Oscillator Start-up Timer (OST) POR Status (FOR Bit) Power Control (PCON) Register Power-down (FD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) Prescaler, Timer2 Select (T2CKPS1:T2CKPS0 Bits) PRO MATE® II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register | 127, 132 23 |
| Oscillator Start-up Timer (OST) POR Status (FOR Bit) Power Control (PCON) Register Power-down (FD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) Prescaler, Timer2 Select (T2CKPS1:T2CKPS0 Bits) PRO MATE® II Universal Programmer Product Identification System ProL Register PCLATH Register Reset Conditions | 127, 132 23 |
| Oscillator Start-up Timer (OST) POR Status (FOR Bit) Power Control (PCON) Register Power-down (FD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Capture Prescaler, Capture Prescaler, Capture Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) Prescaler, Timer2 Select (T2CKPS1:T2CKPS0 Bits) Product Identification System Product Identification System ProcLATH Register Reset Conditions Program Memory | 127, 132 23 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) Prescaler, Timer2 Select (T2CKPS1:T1CKPS0 Bits) Prod MATE® II Universal Programmer Product Identification System Program Counter PCL Register Reset Conditions Program Memory Interrupt Vector | 127, 132 23 33 133 16 132 127, 132 16 133, 136 14 48 39 17, 39 40 44 40 17, 39 40 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) Prescaler, Timer2 Select (T2CKPS1:T2CKPS0 Bits) PRO MATE® II Universal Programmer Product Identification System Program Counter PCL Register Reset Conditions Program Memory Interrupt Vector Paging | 127, 132 23 |
| Oscillator Start-up Timer (OST) POR Status (FOR Bit) Power Control (PCON) Register Power-down (FD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) Prescaler, Timer2 Select (T2CKPS1:T2CKPS0 Bits) PRO MATE® II Universal Programmer Product Identification System Program Counter PCL Register Reset Conditions Program Memory Interrupt Vector Paging Program Memory Map | 127, 132 23 |
| Oscillator Start-up Timer (OST) POR Status (FOR Bit) Power Control (PCON) Register Power-down (FD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) Prescaler, Timer2 Select (T1CKPS1:T2CKPS0 Bits) PRO MATE® II Universal Programmer Product Identification System Program Counter PCL Register PCLATH Register Reset Conditions Program Memory Interrupt Vector Paging Program Memory Map Reset Vector | 127, 132 23 133 133 16 16 132 127, 132 127, 132 16 133 135, 136 14 48 39 17, 39 17, 39 40 40 42 41 50 42 41 41 50 42 45 145 145 145 145 145 145 145 145 145 |
| Oscillator Start-up Timer (OST) POR Status (POR Bit) Power Control (PCON) Register Power-down (PD Bit) Power-on Reset Circuit, External Power-up Timer (PWRT) Time-out Sequence Time-out Sequence on Power-up PR2 Register Prescaler, Capture Prescaler, Capture Prescaler, Timer0 Assignment (PSA Bit) Block Diagram Rate Select (PS2:PS0 Bits) Switching Between Timer0 and WDT Prescaler, Timer1 Select (T1CKPS1:T1CKPS0 Bits) Proscaler, Timer2 Select (T2CKPS1:T2CKPS0 Bits) PRO MATE® II Universal Programmer Product Identification System Program Counter PCL Register Reset Conditions Program Memory Interrupt Vector Paging Program Memory Map Reset Vector Program Verification | 127, 132 23 |

| Programming, Device Instructions |
|--|
| PWM (CCP Module) |
| Block Diagram |
| CCPR1H:CCPR1L Registers |
| Duty Cycle |
| Example Frequencies/Resolutions |
| Output Diagram |
| Period |
| Set-Up for PWM Operation |
| TMR2 to PR2 Match 45. 50 |
| TMR2 to PR2 Match Enable (TMR2IE Bit) 19 |
| TMR2 to PR2 Match Flag (TMR2IF Bit) 20 |
| ů () |
| Q |
| Q-Clock |
| P |
| n |
| R/W |
| R/ <u>W</u> bit |
| R/W bit |
| RCE,Receive Enable bit, RCE 56 |
| RCREG 15 |
| RCSTA Register 15, 98 |
| CREN Bit98 |
| FERR Bit98 |
| OERR Bit98 |
| RX9 Bit98 |
| RX9D Bit |

Receive Overflow Indicator bit, SSPOV 55 Register File 11 Register File Map 12

Summary 15

Summary 15 SSPSTAT54

Summary 15

Summary 15

Summary 15 Reset 127, 131 Block Diagram 131 Reset Conditions for All Registers 134 Reset Conditions for PCON Register 133 Reset Conditions for Program Counter 133 Reset Conditions for STATUS Register 133 Restart Condition Enabled bit, RSE 56

Registers FSR

INDF

PCL

INTCON

PCLATH

PORTB

STATUS

TMR0

TRISB

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tei: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820