



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 6x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c773t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 1-2: PIC16C774 BLOCK DIAGRAM



NOTES:

2.3 PCL and PCLATH

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13 bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. All updates to the PCH register go through the PCLATH register.

2.3.1 STACK

The stack allows a combination of up to 8 program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Midrange devices have an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSHed or POPed.

After the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

2.4 Program Memory Paging

PIC16C77X devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<4:3> bits are not required for the return instructions (which POPs the address from the stack).

FIGURE 3-15: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 3-11 REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on: OR, OR	Value other	on all resets
08h	PORTD	Port dat	ta latch w	hen writte	n: Port pins v	vhen read				xxxx	xxxx	uuuu	uuuu
09h	PORTE	_	_	_	-	_	RE2	RE1	RE0		-xxx		-uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE I	Data Direct	ion Bits	0000	-111	0000	-111
0Ch	PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
9Fh	ADCON1	ADFM	VCFG2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000	0000	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Parallel Slave Port.

5.1.1 TIMER1 COUNTER OPERATION

In this mode, Timer1 is being incremented via an external source. Increments occur on a rising edge. After Timer1 is enabled in counter mode, the module must first have a falling edge before the counter begins to increment.

FIGURE 5-2: **TIMER1 INCREMENTING EDGE**





FIGURE 5-3: **TIMER1 BLOCK DIAGRAM**



Note 1: When the T1OSCEN bit is cleared, the inverter and feedback resistor are turned off. This eliminates power drain.

7.0 CAPTURE/COMPARE/PWM (CCP) MODULE(S)

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register or as a PWM master/slave Duty Cycle register. Table 7-1 shows the timer resources of the CCP module modes.

The operation of CCP1 is identical to that of CCP2, with the exception of the special trigger. Therefore, operation of a CCP module in the following sections is described with respect to CCP1.

Table 7-2 shows the interaction of the CCP modules.

CCP1 Module

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

CCP2 Module

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

Additional information on the CCP module is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

TABLE 7-1 CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

TABLE 7-2 INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 time-base.
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1.
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1.
PWM	PWM	The PWMs will have the same frequency, and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

FIGURE 7-1: CCP1CON REGISTER (ADDRESS 17h) / CCP2CON REGISTER (ADDRESS 1Dh)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset

bit 7-6: Unimplemented: Read as '0'

bit 5-4: CCPxX:CCPxY: PWM Least Significant bits

Capture Mode: Unused Compare Mode: Unused

PWM Mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.

bit 3-0: CCPxM3:CCPxM0: CCPx Mode Select bits

0000 = Capture/Compare/PWM off (resets CCPx module)

0100 = Capture mode, every falling edge 0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge 0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCPxIF bit is set)

1000 = Compare mode, set output on match (CCPxIP bit is set)

1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected)

1011 = Compare mode, trigger special event (CCPxIF bit is set; CCP1 resets TMR1; CCP2 resets TMR1 and starts an A/D conversion (if A/D module is enabled))

11xx = PWM mode

8.1.7 SLEEP OPERATION

In master mode all module clocks are halted, and the transmission/reception will remain in that state until the device wakes from sleep. After the device returns to normal mode, the module will continue to transmit/ receive data

In slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in sleep mode, and data to be shifted into the SPI transmit/receive shift register. When all 8-bits have been received, the MSSP interrupt flag bit will be set and if enabled will wake the device from sleep.

8.1.8 EFFECTS OF A RESET

A reset disables the MSSP module and terminates the current transfer.

TABLE 8-1 REGISTERS ASSOCIATED WITH SPI OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR, WDT
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
13h	SSPBUF	Synchronou	ıs Serial Po	rt Receive	Buffer/Tr	ansmit Reg	ister			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000

x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode. These bits are reserved on the 28-pin devices, always maintain these bits clear. Legend:

- The MSSP Module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) The user generates a STOP condition by setting the STOP enable bit PEN in SSPCON2.
- Interrupt is generated once the STOP condition is complete.

8.2.8 BAUD RATE GENERATOR

In I²C master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 8-18). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TCY) on the Q2 and Q4 clock.

In I²C master mode, the BRG is reloaded automatically. If Clock Arbitration is taking place for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 8-19).

FIGURE 8-18: BAUD RATE GENERATOR BLOCK DIAGRAM





FIGURE 8-19: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION






FIGURE 8-21: START CONDITION FLOWCHART

TABLE 9-5 BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD RATE (K)	FOSC = 2	% ERROR	SPBRG value (decimal)	16 MHz KBAUD	% ERROR	SPBRG value (decimal)	10 MHz KBAUD	% ERROR	SPBRG value (decimal)	7.16 MH KBAUD	z % ERROR	SPBRG value (decimal)
9.6	9.615	+0.16	129	9.615	+0.16	103	9.615	+0.16	64	9.520	-0.83	46
19.2	19.230	+0.16	64	19.230	+0.16	51	18.939	-1.36	32	19.454	+1.32	22
38.4	37.878	-1.36	32	38.461	+0.16	25	39.062	+1.7	15	37.286	-2.90	11
57.6	56.818	-1.36	21	58.823	+2.12	16	56.818	-1.36	10	55.930	-2.90	7
115.2	113.636	-1.36	10	111.111	-3.55	8	125	+8.51	4	111.860	-2.90	3
250	250	0	4	250	0	3	NA	-	-	NA	-	-
625	625	0	1	NA	-	-	625	0	0	NA	-	-
1250	1250	0	0	NA	-	-	NA	-	-	NA	-	-

BAUD	Fosc = 5	.068 MHz	SPBRG	4 MHz		SPBRG	3.579 MH	Ηz	SPBRG	1 MHz		SPBRG	32.768 I	кHz	SPBRG
RATE		%	value		%	value		%	value		%	value		%	value
(K)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)
9.6	9.6	0	32	NA	-	-	9.727	+1.32	22	8.928	-6.99	6	NA	-	-
19.2	18.645	-2.94	16	1.202	+0.17	207	18.643	-2.90	11	20.833	+8.51	2	NA	-	-
38.4	39.6	+3.12	7	2.403	+0.13	103	37.286	-2.90	5	31.25	-18.61	1	NA	-	-
57.6	52.8	-8.33	5	9.615	+0.16	25	55.930	-2.90	3	62.5	+8.51	0	NA	-	-
115.2	105.6	-8.33	2	19.231	+0.16	12	111.860	-2.90	1	NA	-	-	NA	-	-
250	NA	-	-	NA	-	-	223.721	-10.51	0	NA	-	-	NA	-	-
625	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1250	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-

9.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- · Sampling Circuit
- · Asynchronous Transmitter
- · Asynchronous Receiver

9.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 9-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register


(occurs in one TcY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- **Note 1:** The TSR register is not mapped in data memory so it is not available to the user.
- Note 2: Flag bit TXIF is set when enable bit TXEN is set.

Steps to follow when setting up an Asynchronous Transmission:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 9.1)
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9
- Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Load data to the TXREG register (starts transmission).





11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has six inputs for the PIC16C773 and ten for the PIC16C774.

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a corresponding 12-bit digital number. The A/D module has up to 10 analog inputs, which are multiplexed into one sample and hold. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltages are software selectable to either the device's analog positive and negative supply voltages (AVDD/AVss), the voltage level on the VREF+ and VREF- pins, or internal voltage references if available (VRH, VRL).

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The A/D module has four registers. These registers are:

- A/D Result Register Low ADRESL
- · A/D Result Register High ADRESH
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

A device reset forces all registers to their reset state. This forces the A/D module to be turned off and any conversion is aborted.

11.1 Control Registers

The ADCON0 register, shown in Figure 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 11-2, configures the functions of the port pins, the voltage reference configuration and the result format. The port pins can be configured as analog inputs or as digital I/O.

The combination of the ADRESH and ADRESL registers contain the result of the A/D conversion. The register pair is referred to as the ADRES register. When the A/D conversion is complete, the result is loaded into ADRES, the GO/DONE bit (ADCON0<2>) is cleared, and the A/D interrupt flag ADIF is set. The block diagram of the A/D module is shown in Figure 11-3.


FIGURE 11-1: ADCONO REGISTER (ADDRESS 1Fh).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON	R =	Readable bit
bit7							bit 0	W = - n =	Writable bit Value at POR reset
bit 7:6	00 = Fosc 01 = Fosc 10 = Fosc	/2 /8 /32			Select bits illator = 1 MHz	z max)			
bit 5:3,1	0101 = ch 0110 = ch 0111 = ch 1000 = ch 1001 = ch	annel 00 (annel 01 (annel 02 (annel 03 (annel 04 (annel 05 (annel 06 (annel 07 (annel 08 (annel 09 (AN0) AN1) AN2) AN3) AN4) (Re: AN5) (Re: AN6) (Re: AN7) (Re: AN8) AN9)	served on served on served on served on	28-pin device: 28-pin device: 28-pin device: 28-pin device: reserved, do	s, do not u s, do not u s, do not u	ise) ise) ise)		
bit 2:		onversion on automatic	cycle in pr ally cleare	ogress. Seed by hard	etting this bit s ware when the ogress				
bit 0:	ADON: A/ 1 = A/D co 0 = A/D co	nverter m							

12.2.3 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. These factors and the variation due to tolerances of external R and C components used need to be taken into account for each application. Figure 12-4 shows how the R/C combination is connected to the PIC16C77X.

FIGURE 12-4: RC OSCILLATOR MODE




12.4 Power-On Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the $\overline{\text{MCLR}}$ pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details. For a slow rise time, see Figure 12-6.

Two delay timers have been provided which hold the device in reset after a POR (dependant upon device configuration) so that all operational parameters have been met prior to releasing to device to resume/begin normal operation.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met. Brown-out Reset may be used to meet the startup conditions, or if necessary an external POR circuit may be implemented to delay end of reset for as long as needed

FIGURE 12-6: EXTERNAL POWER-ON
RESET CIRCUIT (FOR SLOW
VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $R < 40 \text{ k}\Omega$ is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
 - 3: R1 = 100Ω to 1 kΩ will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

12.5 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up type resets only. For a POR, the PWRT is invoked when the POR pulse is generated. For a BOR, the PWRT is invoked when the device exits the reset condition (VDD rises above BOR trippoint). The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay is designed to allow VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT for the POR only. For a BOR the PWRT is always available regardless of the configuration bit setting.

The power-up time delay will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

12.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on a power-up type reset or a wake-up from SLEEP.

12.7 Brown-Out Reset (BOR)

The Brown-out Reset module is used to generate a reset when the supply voltage falls below a specified trip voltage. The trip voltage is configurable to any one of four voltages provided by the BORV1:BORV0 configuration word bits.

Configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below the specified trippoint for greater than parameter #35 in the electrical specifications section, the brown-out situation will reset the chip. A reset may not occur if VDD falls below the trippoint for less than parameter #35. The chip will remain in Brownout Reset until VDD rises above BVDD. The Power-up Timer will be invoked at that point and will keep the chip in RESET an additional 72 ms. If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above BVDD, the Power-up Timer will again begin a 72 ms time delay. Even though the PWRT is always enabled when brown-out is enabled, the PWRT configuration word bit should be cleared (enabled) when brown-out is enabled.

12.10.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 12.13 for details on SLEEP mode.

12.10.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 4.0)

12.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 3.2)

12.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, i.e., W register and STATUS register. This will have to be implemented in software.

Example 12-1 stores and restores the W and STATUS registers. The register, W_TEMP, must be defined in each bank and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1).

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Stores the PCLATH register.
- d) Executes the interrupt service routine code (User-generated).
- e) Restores the STATUS register (and bank select hit)
- f) Restores the W and PCLATH registers.

EXAMPLE 12-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

```
W TEMP
                         ;Copy W to TEMP register, could be bank one or zero
MOVWE
SWAPF
        STATUS, W
                         ;Swap status to be saved into W
                        ;bank 0, regardless of current bank, Clears IRP,RP1,RP0
        STATUS
                        ;Save status to bank zero STATUS_TEMP register
MOVWF
        STATUS TEMP
        PCLATH, W
                         ;Only required if using pages 1, 2 and/or 3
MOVF
        PCLATH TEMP
                        ;Save PCLATH into W
MOVWF
CLRF
        PCLATH
                        ;Page zero, regardless of current page
        STATUS, IRP
                         ;Return to Bank 0
BCF
MOVF
        FSR, W
                         ;Copy FSR to W
MOVWF
        FSR TEMP
                         ;Copy FSR from W to FSR TEMP
: (ISR)
MOVE
         PCLATH TEMP, W
                         ;Restore PCLATH
                         ;Move W into PCLATH
MOVWF
        PCT.ATH
SWAPF
        STATUS TEMP, W
                         ;Swap STATUS TEMP register into W
                         ; (sets bank to original state)
MOVWE
        STATUS
                         ; Move W into STATUS register
        W TEMP, F
                         ;Swap W_TEMP
SWAPF
        W TEMP, W
                         ;Swap W_TEMP into W
SWAPE
```

14.6 <u>SIMICE Entry-Level Hardware</u> Simulator

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB™-SIM. Both SIM-ICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX. and PIC16C5X families of PICmicro 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entrylevel system development.

14.7 PICDEM-1 Low-Cost PICmicro Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

14.8 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

14.9 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

FIGURE 15-9: A/D CONVERSION TIMING (NORMAL MODE)




TABLE 15-10 A/D CONVERSION REQUIREMENTS

Parameter	Sym	Characteristic	Min	Турт	Max	Units	Conditions
No.			/ 11 /				
130*	TAD	AXD clock period	1.6	<u> </u>	_	μS	Tosc based, VREF ≥ 2.5V
			3.0	_	_	μS	Tosc based, VREF full range
130*	TAD	A/D Internal RC oscillator period	3.0	6.0	9.0	μS	ADCS1:ADCS0 = 11 (RC mode) At VDD = 2.5V
			2.0	4.0	6.0	μS	At VDD = 5.0V
131*	TONY	Conversion time (not including acquisition time) (Note 1)	_	13TAD	_	TAD	Set GO bit to new data in A/D result register
132*	TACQ	Acquisition Time	Note 2	11.5	_	μS	
			5*	_	_	μѕ	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1LSb (i.e 1mV @ 4.096V) from the last sampled voltage (as stated on CHOLD).
134*	TGO	Q4 to A/D clock start	_	Tosc/2	_	_	If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

These parameters are characterized but not tested.

Note 1: ADRES register may be read on the following TcY cycle.

2: See Section 11.6 for minimum conditions.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-12: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 15-13 CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Parameter	Sym	Characteristic		Ť	Min	Typ†	Max	Units	Conditions
No.			$\rightarrow \downarrow \downarrow$						
50*	TcçL	-/ / /	No Prescaler		0.5Tcy + 20	_	_	ns	
		input low time		PIC16 C 77X	10	_	_	ns	
		$\setminus \setminus \setminus \setminus$	With Prescaler	PIC16 LC 77X	20	_	_	ns	
51*	ТссН	CCP1 and CCP2	No Prescaler		0.5Tcy + 20	_	_	ns	
\ \]	> `	input high time		PIC16 C 77X	10	_	_	ns	
	\nearrow	\checkmark	With Prescaler	PIC16 LC 77X	20	_	_	ns	
52*	TccP	CCP1 and CCP2 in	put period		3Tcy + 40 N	_	_	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 and CCP2 o	utput fall time	PIC16 C 77X	_	10	25	ns	
				PIC16 LC 77X	_	25	45	ns	
54*	TccF	CCP1 and CCP2 o	utput fall time	PIC16 C 77X	_	10	25	ns	
				PIC16 LC 77X	_	25	45	ns	

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

RC4/SDI/SDA Pin	7, 9
RC5/SDO Pin	7, 9
RC6/TX/CK Pin	7, 9, 98
RC7/RX/DT Pin	7, 9, 98, 99
TRISC Register	32, 97
PORTC Register	13
PORTD	9, 15, 37
Block Diagram	
Parallel Slave Port (PSP) Function	34
PORTD Register	34
TRISD Register	34
PORTD Register	13
PORTE	9, 15
Analog Port Pins	9, 36, 37
Block Diagram	35
Input Buffer Full Status (IBF Bit)	35
Input Buffer Overflow (IBOV Bit)	35
Output Buffer Full Status (OBF Bit)	35
PORTE Register	
PSP Mode Select (PSPMODE Bit)	34. 35. 37
RE0/RD/AN5 Pin	9. 36. 37
RE1/WR/AN6 Pin	
RE2/CS/AN7 Pin	
TRISE Register	
PORTE Register	
Postscaler, Timer2	10, 120
Select (TOUTPS3:TOUTPS0 Bits)	45
Postscaler, WDT	
Assignment (PSA Bit)	
Block Diagram	
Rate Select (PS2:PS0 Bits)	
Switching Between Timer0 and WDT	
Power-on Reset (POR)127, 131,	
Oscillator Start-up Timer (OST)	
POR Status (POR Bit)	
Power Control (PCON) Register	
Power-down (PD Bit)	
Power-on Reset Circuit, External	
Power-up Timer (PWRT)	
Time-out (TO Bit)	
Time-out Sequence	
Time-out Sequence on Power-up	
PR2 Register	
Prescaler, Capture	
Prescaler, Timer0	
Assignment (PSA Bit)	
Block Diagram	40
Rate Select (PS2:PS0 Bits)	
Switching Between Timer0 and WDT	
Prescaler, Timer1	
Select (T1CKPS1:T1CKPS0 Bits)	
Prescaler, Timer2	
Select (T2CKPS1:T2CKPS0 Bits)	
PRO MATE® II Universal Programmer	
Product Identification System	199
Program Counter	
PCL Register	
PCLATH Register	24, 138
Reset Conditions	
Program Memory	
Interrupt Vector	11
Paging	11, 24
Program Memory Map	
Reset Vector	11
Program Verification	141
Programming Pin (Vpp)	7, 8

	gramming, Device Instructions	
1 441	Block Diagram	
	CCPR1H:CCPR1L Registers	
	Duty Cycle	
	Example Frequencies/Resolutions	
	Output Diagram	
	Period	
	Set-Up for PWM Operation	
	TMR2 to PR2 Match TMR2 to PR2 Match Enable (TMR2IE Bit)	45, 5(
	TMR2 to PR2 Match Flag (TMR2IE Bit)	18
	TMR2 to PR2 Match Flag (TMR2IF Bit)	20
Q		
	11-	
Q-C	lock	50
R		
D 441		-
	bit	
	bit	
	Receive Enable bit, RCE	
	REG	
RCS	STA Register	
	CREN Bit	
	FERR Bit	98
	OERR Bit	98
	RX9 Bit	
	RX9D Bit	98
	SPEN Bit	97, 98
	SREN Bit	98
Rea	d/Write bit, R/W	54
Rec	eive Overflow Indicator bit, SSPOV	55
Regi	•	
	ister Fileister File Map	11
Reg	ister File	11
Reg	ister Fileister File Mapisters	11
Reg	ister Fileister File Mapister File Mapisters	11 12
Reg	ister Fileister File Mapisters	11 12
Reg	ister Fileister File Map isters FSR Summary	11 12 15
Reg	ister File	11 12 15
Reg	ister File	12 12 15
Reg	ister File	12 12 15
Reg	ister File	
Resci Resci Resci	ister File	

S	SSP Module	
SAE56	SPI Master Mode	
SCK57	SPI Master./Slave Connection	
SCL64	SPI Slave Mode	
SDA64	SSPCON1 Register	
SDI57	SSP Overflow Detect bit, SSPOV	
SDO57	SSPADD Register	
SEEVAL® Evaluation and Programming System147	SSPBUF	
Serial Clock, SCK57	SSPBUF Register	
Serial Clock, SCL64	SSPCON Register	
Serial Data Address, SDA64	SSPCON1	
Serial Data In, SDI57	SSPCON2SPEN	
Serial Data Out, SDO57		
Slave Select Synchronization	SSPIF SSPM3:SSPM0	
Slave Select, SS57	SSPOV	
SLEEP127, 131, 140	SSPSTAT	
SMP54	SSPSTAT Register	,
Software Simulator (MPLAB-SIM)147	Stack	
SPBRG Register14	Start bit (S)	
SPE	Start Condition Enabled bit, SAE	
Special Features of the CPU	STATUS Register	
Special Function Registers	C Bit	
PIC16C73	DC Bit	
PIC16C73A	IRP Bit	
	PD Bit	
PIC16C74A	RP1:RP0 Bits	16
PIC16C76	TO Bit	16
Speed, Operating	Z Bit	16
SPI	Stop bit (P)	54
Master Mode59	Stop Condition Enable bit	56
Serial Clock	Synchronous Serial Port	53
Serial Data In	Synchronous Serial Port Enable bit, SSPEN	55
Serial Data Out	Synchronous Serial Port Mode Select bits,	
Serial Peripheral Interface (SPI)53	SSPM3:SSPM0	55
Slave Select57	Т	
SPI clock59		
SPI Mode57	T1CON	
SPI Clock Edge Select, CKE54	T1CON Register	
SPI Data Input Sample Phase Select, SMP54	T1CKPS1:T1CKPS0 Bits	
SPI Master/Slave Connection58	T1OSCEN Bit	
SPI Module	TMR1CS Bit	
Master/Slave Connection58	TMR100 Bit	
Slave Mode60	T2CON Register	
Slave Select Synchronization60	T2CKPS1:T2CKPS0 Bits	
Slave Synch Timnig60	TMR2ON Bit	
SS57	TOUTPS3:TOUTPS0 Bits	
SSP53	Timer0	
Block Diagram (SPI Mode)57	Block Diagram	
Enable (SSPIE Bit)19	Clock Source Edge Select (T0SE Bit)	
Flag (SSPIF Bit)20	Clock Source Select (TOCS Bit)	
RA5/SS/AN4 Pin8	Overflow Enable (T0IE Bit)	
RC3/SCK/SCL Pin	Overflow Flag (T0IF Bit)	
RC4/SDI/SDA Pin	Overflow Interrupt	
RC5/SDO Pin	RA4/T0CKI Pin, External Clock	
SPI Mode57	Timer1	
SSPADD64	Block Diagram	
SSPBUF	Capacitor Selection	
SSPCON1	Clock Source Select (TMR1CS Bit)	41
SSPCON2	External Clock Input Sync (T1SYNC Bit)	41
SSPSR	Module On/Off (TMR1ON Bit)	
TMR2 Output for Clock Shift45. 46	Oscillator	41, 43
SSP I ² C	Oscillator Enable (T1OSCEN Bit)	
SSP I ² C Operation63	Overflow Enable (TMR1IE Bit)	
001 1 0 Operation00	Overflow Flag (TMR1IF Bit)	20