# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

# Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	7KB (4K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 10x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c774-i-pq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





#### 2.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the peripheral interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

# FIGURE 2-7: PIR1 REGISTER (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	R W	= Readable bit = Writable bit
biti							bito	U	= Unimplemented bit,
								- n	= Value at POR reset
bit 7:	PSPIF <sup>(1)</sup> :	Parallel S	lave Port	Read/Writ	e Interrupt I	Flag bit	weating a star		
	1 = A read0 = No read	ad or a write	e operatio e has occu	in nas take urred	en place (m	ust de ciea	trea in som	ware	<i>;</i> )
bit 6:	ADIF: A/D	O Converte	er Interrup	t Flag bit					
	1 = An A/l	D convers	ion compl	eted (mus	t be cleared	d in softwa	re)		
hit 5.			sion is no aive Interri	unt Elan bi	; it				
Sit 0.	1 = The U	ISART rec	eive buffe	er is full (cl	eared by re	ading RCF	REG)		
	0 = The U	ISART rec	eive buffe	er is empty					
bit 4:	<b>TXIF</b> : US/ 1 = The U	ART Trans ISART tra	smit Interr	upt Flag bi er is empt	it v (cleared l	bv writina t	o TXREG)		
	0 = The U	ISART tra	nsmit buff	er is full	, (	-,			
bit 3:	SSPIF: Sy	ynchronou	is Serial F	Port Interru	pt Flag bit		:		
	0 = Waitin	ig to trans	mit/reception	e s comp	nete (must i	be cleared	in sonware	*)	
bit 2:	CCP1IF: 0	CCP1 Inte	errupt Flag	) bit					
	Capture N 1 = A TM	<u>/lode</u> R1 registe	r canture	occurred (	must be cle	ared in so	ftware)		
	0 = No TN	/R1 regist	ter capture	e occurred			innaioj		
	Compare 1 = A TM	<u>Mode</u> B1 registe	r compare	e match or	curred (mu	st be clear	ed in softw	are	
	0 = No TN	/R1 regist	ter compa	re match o	occurred	01 20 0.04.		u. 0,	
	<u>PWM Moe</u> Unused in	<u>de</u> 1 this mod	e						
bit 1:	TMR2IF:	TMR2 to F	PR2 Matcl	n Interrupt	Flag bit				
	1 = TMR2	to PR2 m	hatch occu	urred (mus	t be cleared	d in softwa	re)		
hit 0.			2 match o	occurred	hit				
Dir U.	1 = TMR1	register o	overflowed	d (must be	cleared in a	software)			
	0 = TMR1	register o	did not ove	erflow					
Note 1:	PSPIF is	reserved	on the 28-	pin device	s, always m	naintain thi	s bit clear.		

Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1/SS	bit1	TTL/ST <sup>(3)</sup>	Input/output pin or SSP slave select. Internal software programmable weak pull-up.
RB2/AN8	bit2	TTL	Input/output pin or analog input8. Internal software programmable weak pull-up.
RB3/AN9/LVDIN	bit3	TTL	Input/output pin or analog input9 or Low-voltage detect input. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

### TABLE 3-3 PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when used as the SSP slave select.

#### TABLE 3-4 SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PC BC	e on: )R, )R	Value on all other resets	
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx	11xx	uuuu	11uu
86h, 186h	TRISB	PORTE	B Data Dire	ction Reg	gister					1111	1111	1111	1111
81h, 181h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111	1111	1111	1111
9Fh	ADCON1	ADFM	VCFG2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000	0000	0000	0000

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

### 7.3 PWM Mode

In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.

Figure 7-4 shows a simplified block diagram of the CCP module in PWM mode.

For a step by step procedure on how to set up the CCP module for PWM operation, see Section 7.3.3.

#### FIGURE 7-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 7-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/ period).

#### FIGURE 7-5: PWM OUTPUT



#### 7.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period = [(PR2) + 1] • 4 • Tosc • (TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 6.0) is
	not used in the determination of the PWM
	frequency. The postscaler could be used to
	have a servo update rate at a different fre-
	quency than the PWM output.

#### 7.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

#### PWM duty cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 prescale value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)} \quad \text{bits}$$

**Note:** If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

For an example PWM period and duty cycle calculation, see the PICmicro<sup>™</sup> Mid-Range Reference Manual, (DS33023).

determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 8-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

#### EXAMPLE 8-1: LOADING THE SSPBUF (SSPSR) REGISTER

	BSF	STATUS,	RP0	;Specify Bank 1
LOOP	BTFSS	SSPSTAT,	BF	;Has data been
				;received
				;(transmit
				;complete)?
	GOTO	LOOP		;No
	BCF	STATUS,	RP0	;Specify Bank 0
	MOVF	SSPBUF,	W	;W reg = contents
				;of SSPBUF
	MOVWF	RXDATA		;Save in user RAM
	MOVF	TXDATA,	W	;W reg = contents
				; of TXDATA
	MOVWF	SSPBUF		;New data to xmit

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

#### 8.1.2 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON registers, and then set bit SSPEN. This configures the

FIGURE 8-5: SPI MASTER/SLAVE CONNECTION

SDI, SDO, SCK, and  $\overline{SS}$  pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- · SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

#### 8.1.3 TYPICAL CONNECTION

Figure 8-5 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



#### 8.1.5 SLAVE MODE

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched the interrupt flag bit SSPIF (PIR1<3>) is set.

While in slave mode the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in sleep mode, the slave can transmit/receive data. When a byte is received the device will wake-up from sleep.

#### 8.1.6 SLAVE SELECT SYNCHRONIZATION

The  $\overline{SS}$  pin allows a synchronous slave mode. The SPI must be in slave mode with  $\overline{SS}$  pin control enabled (SSPCON<3:0> = 0100). The pin must not be driven low for the  $\overline{SS}$  pin to function as an input. TRISA<5> must be set. When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high, the

SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/ pull-down resistors may be desirable, depending on the application.

Note:	When the SPI module is in Slave Mode with $\overline{SS}$ pin control enabled, (SSP- CON<3:0> = 0100) the SPI module will reset if the $\overline{SS}$ pin is set to VDD.
Note:	If the SPI is used in Slave Mode with $CKE = '1'$ , then $\overline{SS}$ pin control must be enabled.

When the SPI module resets, the bit counter is forced to 0. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.





#### FIGURE 8-8: SPI SLAVE MODE WAVEFORM (CKE = 0)





#### FIGURE 8-9: SPI SLAVE MODE WAVEFORM (CKE = 1)

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START (S) or STOP (P) bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer.

SSPBUF is the register to which the transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

#### 8.2.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data when required (slavetransmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge ( $\overline{ACK}$ ) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

If the BF bit is set, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF and SSPOV are set. Table 8-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the  $l^2$ C specification as well as the requirement of the MSSP module is shown in timing parameter #100 and parameter #101 of the Electrical Specifications.

#### 8.2.1.1 ADDRESSING

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register on the falling edge of the 8th SCL pulse.
- b) The buffer full bit, BF is set on the falling edge of the 8th SCL pulse.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the 9th SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit  $R/\overline{W}$  (SSPSTAT-2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address. This will clear bit UA and release the SCL line.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Note: Following the Repeated Start condition (step 7) in 10-bit mode, the user only needs to match the first 7-bit address. The user does not update the SSPADD for the second half of the address.



#### 8.2.15 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit, or repeated start/stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 8-33).

#### 8.2.16 SLEEP OPERATION

While in sleep mode, the I<sup>2</sup>C module can receive addresses or data, and when an address match or complete byte transfer occurs wake the processor from sleep (if the SSP interrupt is enabled).

#### 8.2.17 EFFECTS OF A RESET

A reset disables the SSP module and terminates the current transfer.

#### FIGURE 8-33: CLOCK ARBITRATION TIMING IN MASTER TRANSMIT MODE



#### 8.2.18.17 BUS COLLISION DURING A STOP CONDITION

Bus collision occurs during a STOP condition if:

- After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allow to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0'. If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 8-40).

### FIGURE 8-40: BUS COLLISION DURING A STOP CONDITION (CASE 1)



## FIGURE 8-41: BUS COLLISION DURING A STOP CONDITION (CASE 2)





BAUD	Fosc = 2	20 MHz	SPBRG	16 MHz		SPBF	١G	10 MHz			SPI	BRG	7.15	909 MI	Ηz	SPBRG		
RATE (K)	KBAUD	% ERROR	value (decimal	KBAUD	% ERROF	valu decin	e nal)	KBAUD	ER	% ROR	va (dec	lue simal)	KBA	AUD I	% ERROR	value (decimal)		
0.3	NA	-	-	NA	-	-		NA		-		-	N	IA	-	-		
1.2	NA	-	-	NA	-	-		NA		-		-	N	IA	-	-		
2.4	NA	-	-	NA	-	-		NA		-		-	N	IA	-	-		
9.6	NA	-	-	NA	-	-		9.766	+1	.73	2	55	9.6	622	+0.23	185		
19.2	19.53	+1.73	255	19.23	+0.16	207		19.23	+0	0.16	10	29	19	.24	+0.23	92		
76.8	76.92	+0.16	64	76.92	+0.16	51		75.76	-1	.36	:	32	77	.82	+1.32	22		
96	96.15	+0.16	51	95.24	-0.79	41		96.15	+0	0.16	2	25	94	.20	-1.88	18		
300	294.1	-1.96	16	307.69	+2.56	12		312.5	+4	17		7	29	8.3	-0.57	5		
500	500	0	9	500	0	7		500		0		4	N	IA	-	-		
HIGH	5000	-	0	4000	-	0		2500		-		0	178	39.8	-	0		
LOW	19.53	-	255	15.625	-	255		9.766		-	2	55	6.9	991	-	255		
	Fosc = 5	5.0688 MH	łz ،	4 MHz		:	3.57	79545 MI	Ηz			1 MHz	z			32.768 k	Hz	
BAUD			SPBRG			SPBRG				SPBF	RG				SPBRG			SPBRG
RATE	KBAUD	%	value	KBAUD	%	value	KΒ	AUD	%	valu	e	KBAL	JD	%	value	KBAUD	%	value
(K)		ERROR	(decimal)		ERROR (	decimal)		EF	ROR	(decin	nal)		E	ERROF	decima (decima	I)	ERROR	(decimal)
0.3	NA	-	-	NA	-	-	١	A	-	-		NA			-	0.303	+1.14	26
1.2	NA	-	-	NA	-	-	1	A	-	-		1.20	2	+0.16	207	1.170	-2.48	6
2.4	NA	-	-	NA	-	-	1	A	-	-		2.40	4	+0.16	103	NA	-	-
9.6	9.6	0	131	9.615	+0.16	103	9.	622 +	0.23	92		9.61	5	+0.16	25	NA	-	-
19.2	19.2	0	65	19.231	+0.16	51	19	9.04 -	0.83	46		19.2	4	+0.16	12	NA	-	-
76.8	79.2	+3.13	15	76.923	+0.16	12	74	.57 -	2.90	11		83.3	4	+8.51	2	NA	-	-
96	97.48	+1.54	12	1000	+4.17	9	99	9.43 +	3.57	8		NA		-	-	NA	-	-
300	316.8	+5.60	3	NA	-	-	29	98.3 -	0.57	2		NA		-	-	NA	-	-
500	NA	-	-	NA	-	-	١	A	-	-		NA		-	-	NA	-	-
HIGH	1267	-	0	100	-	0	89	94.9	-	0		250	)	-	0	8.192	-	0
LOW	4.950	-	255	3.906	-	255	З.	496	-	255	5	0.976	56	-	255	0.032	-	255

# TABLE 9-4 BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	Fosc = 2	20 MHz	SPBRG	16 MH	Z	SPBI	RG <sup>1</sup>	0 MHz			SPBRG	7	15909 M	Hz	SPBRG		
RATE		%	value		%	valu	ie			%	value			%	value		
(K)	KBAUD	ERROR	(decimal	) KBAUI	D ERRC	DR (decir	nal) I	KBAUD	ER	ROR (	decima	l) k	BAUD	ERROR	(decimal)		
0.3	NA	-	-	NA	-	-		NA		-	-		NA	-	-		
1.2	1.221	+1.73	255	1.202	+0.1	6 20	7	1.202	+0	0.16	129		1.203	+0.23	92		
2.4	2.404	+0.16	129	2.404	+0.1	6 10	3	2.404	+0	).16	64		2.380	-0.83	46		
9.6	9.469	-1.36	32	9.615	+0.1	6 25		9.766	+1	.73	15		9.322	-2.90	11		
19.2	19.53	+1.73	15	19.23	+0.1	6 12		19.53	+1	.73	7		18.64	-2.90	5		
76.8	78.13	+1.73	3	83.33	+8.5	1 2		78.13	+1	.73	1		NA	-	-		
96	104.2	+8.51	2	NA	-	-		NA		-	-		NA	-	-		
300	312.5	+4.17	0	NA	-	-		NA		-	-		NA	-	-		
500	NA	-	-	NA	-	-		NA		-	-		NA	-	-		
HIGH	312.5	-	0	250	-	0		156.3		-	0		111.9	-	0		
LOW	1.221	-	255	0.977	-	25	5	0.6104		-	255		0.437	-	255		
	Fosc =	5.0688 MH	۱z ،	4 MHz			3.579	9545 MH	lz		1 Mł	Hz			32.768 k	Hz	
BALID			SPBBG			SPBBG				SPBB	G			SPBBG			SPBBG
BATE		%	value		%	value		c	%	value	ŭ		%	value		%	value
(K)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBA	UD ERI	ROR	(decima	al) KBA	AUD	ERROF	decima	) KBAUD	ERROR	(decimal)
0.3	0.31	+3.13	255	0.3005	-0.17	207	0.30	01 +0	.23	185	0.3	300	+0.16	51	0.256	-14.67	1
1.2	1.2	0	65	1.202	+1.67	51	1.19	90 -0	.83	46	1.2	202	+0.16	12	NA	-	-
2.4	2.4	0	32	2.404	+1.67	25	2.43	32 +1	.32	22	2.2	232	-6.99	6	NA	-	-
9.6	9.9	+3.13	7	NA	-	-	9.32	22 -2	.90	5	N	А	-	-	NA	-	-
19.2	19.8	+3.13	3	NA	-	-	18.6	64 -2	.90	2	N	А	-	-	NA	-	-
76.8	79.2	+3.13	0	NA	-	-	NA	4	-	-	N	Α	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	4	-	-	N	А	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	4	-	-	N	А	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	4	-	-	N	А	-	-	NA	-	-
HIGH	79.2	-	0	62.500	-	0	55.9	93	-	0	15.	.63	-	0	0.512	-	0
LOW	0.3094	-	255	3.906	-	255	0.21	85	-	255	0.06	610	-	255	0.0020	-	255

#### TABLE 9-10 REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tr	ansmit	Register						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Gener	ator Reg	ister					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Transmission. Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

#### TABLE 9-11 REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART R	eceive I	Register						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	e Gener	ator Reg	jister					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

NOTES:

## FIGURE 11-7: CALCULATING THE MINIMUM REQUIRED SAMPLE TIME

TACQ =	Amplifier Settling Time + Holding Capacitor Charging Time +Temperature Coefficient †						
TACQ =	5 μs + Tc + [(Temp - 25°C)(0.05 μs/°C)]   †						
Tc = · Tc = · Tc = · Tc = · Tc = ·	+ Holding Capacitor Charging Time (CHOLD) (RiC + RSS + RS) In (1/16384) -25 pF (1 $k\Omega$ +10 $k\Omega$ + 2.5 $k\Omega$ ) In (1/16384) -25 pF (13.5 $k\Omega$ ) In (1/16384) -0.338 (-9.704) $\mu$ s 3.3 $\mu$ s						
TACQ =	5 μs + 3.3 μs + [(50°C - 25°C)(0.05 μs / °C)]						
TACQ = TACQ =	8.3 μs + 1.25 μs 9.55 μs						

† The temperature coefficient is only required for temperatures > 25°C.

#### FIGURE 11-8: ANALOG INPUT MODEL



#### 12.3 <u>Reset</u>

The PIC16C77X devices have several different resets. These resets are grouped into two classifications; power-up and non-power-up. The power-up type resets are the power-on and brown-out resets which assume the device VDD was below its normal operating range for the device's configuration. The non-power up type resets assume normal operating limits were maintained before/during and after the reset.

- · Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- WDT Reset (during normal operation)

Some registers are not affected in any reset condition. Their status is unknown on a power-up reset and unchanged in any other reset. Most other registers are placed into an initialized state upon reset, however they are not affected by a WDT reset during sleep because this is considered a WDT Wakeup, which is viewed as the resumption of normal operation.

Several status bits have been provided to indicate which reset occurred (see Table 12-4). See Table 12-6 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 12-5.

These devices have a MCLR noise filter in the MCLR reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive  $\overline{\text{MCLR}}$  pin low.



#### FIGURE 12-5: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

#### 14.16 <u>KEELOQ<sup>®</sup> Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

### FIGURE 15-14: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



# TABLE 15-15 USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param	Sym	Characteristic		$\langle \rangle$	7	$\land$	Min	Typt	Max	Units	Conditions
No.					<u> </u>		\				
120*	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC16C	774/773			_	_	80	ns	
		Clock high to data out valid	PICTOL	<b>Ç</b> 774/773			—	_	100	ns	
121*	Tckrf	Clock out rise time and fall time	PIC16C	774/773			_	-	45	ns	
		(Master Mode)	PIC16L	<b>C</b> 774/773			—	_	50	ns	
122*	Tdtrf	Data out rise time and fall time	PIC16C	774/773			_	—	45	ns	
			PIC16L	<b>C</b> 774/773			—	-	50	ns	

\* These parameters are characterized but not tested.

+: Data in "Typ" column is at \$V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# FIGURE 15-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



# TABLE 15-16 USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
125*	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before CK $\downarrow$ (DT setup time)	15		_	ns	
126*	TckL2dtl	Data hold after CK $\downarrow$ (DT hold time)	15	_	_	ns	

\* These parameters are characterized but not tested.

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# Е

Errata	4
External Power-on Reset Circuit	132
F	
Firmware Instructions	143
Flowcharts	
Acknowledge	
Master Receiver	83
Master Transmit	80
Restart Condition	77
Start Condition	75
Stop Condition	
FSR Register	13, 14, 15
Fuzzy Logic Dev. System (fuzzyTECH®-MP)	147

# G

GCE	. 56
General Call Address Sequence	. 69
General Call Address Support	. 69
General Call Enable bit, GCE	. 56

# I

I/O Ports
l <sup>2</sup> C63
I <sup>2</sup> C Master Mode Receiver Flowchart83
I <sup>2</sup> C Master Mode Reception82
I <sup>2</sup> C Master Mode Restart Condition76
I <sup>2</sup> C Mode Selection63
I <sup>2</sup> C Module
Acknowledge Flowchart86
Acknowledge Sequence timing85
Addressing64
Baud Rate Generator73
Block Diagram71
BRG Block Diagram73
BRG Reset due to SDA Collision
BRG Timing73
Bus Arbitration
Bus Collision90
Acknowledge90
Restart Condition
Restart Condition Timing (Case1)
Restart Condition Timing (Case2)
Start Condition91
Start Condition Timing
Stop Condition
Stop Condition Timing (Case1)
Stop Condition Timing (Case2)
Transmit Timing90
Bus Collision timing
Clock Arbitration
Clock Arbitration Timing (Master Transmit)
Conditions to not give ACK Pulse
General Call Address Support
Master Mode71
Master Mode 7-bit Reception timing84
Master Mode Operation
Master Mode Start Condition74
Master Mode Transmission79
Master Mode Transmit Sequence72
Master Transmit Flowchart
Multi-Master Communication90
Multi-master Mode72
Operation63
Repeat Start Condition timing76

Restart Condition Flowchart	
Slave Mode	64
Slave Reception	65
Slave Transmission	
SSPBUF	
Start Condition Flowchart	
Stop Condition Flowchart	
Stop Condition Receive of Transmit unling	
Wayoformo for 7 bit Popontion	
Waveforms for 7-bit Transmission	
I <sup>2</sup> C Module Address Begister, SSPADD	
I <sup>2</sup> C Slave Mode	
ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator	145
ID Locations	. 127. 141
In-Circuit Serial Programming (ICSP)	. 127, 141
INDF	
INDF Register	13, 14
Indirect Addressing	
FSR Register	
Instruction Format	
Instruction Set	
Summary Table	
INTCON	
INTCON Register	
GIE Bit	
INTE Bit	
INTF Bit	
PEIE Bit	
RBIE Bit	
RBIF Bit	18. 30
TOIE Bit	
T0IF Bit	
Inter-Integrated Circuit (I <sup>2</sup> C)	
internal sampling switch (Rss) impedence	123
Interrupt Sources	. 127, 137
Block Diagram	
Capture Complete (CCP)	
Compare Complete (CCP)	49
Interrupt on Change (RB7:RB4)	30
RB0/INT Pin, External	. 7, 8, 138
TMR0 Overflow	40, 138
TMR1 Overflow	41, 43
TMR2 to PR2 Match	46
TMR2 to PR2 Match (PWM)	45, 50
USART Receive/Transmit Complete	
Interrupts, Context Saving During	138
Interrupts, Enable Bits	
A/D Converter Enable (ADIE Bit)	19
CCP1 Enable (CCP1IE Bit)	19, 48
CCP2 Enable (CCP2IE Bit)	21
Global Interrupt Enable (GIE Bit)	18, 137
Interrupt on Change (RB7:RB4) Enable	
(RBIE Bit)	18, 138
Peripheral Interrupt Enable (PEIE Bit)	
PSP Read/Write Enable (PSPIE Bit)	19
RB0/INT Enable (INTE Bit)	
SSP Enable (SSPIE Bit)	19
TMR0 Overflow Enable (T0IE Bit)	
TMR1 Overflow Enable (TMR1IE Bit)	19
TMR2 to PR2 Match Enable (TMR2IE Bit)	
USART Receive Enable (RCIE Bit)	
USART Transmit Enable (TXIE Bit)	19

# **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
   Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events