



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

D-4-11-	
Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 6x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc773-i-ss

Pin Diagrams




Table of Contents

1.0 Device Overview	5
2.0 Memory Organization	11
3.0 I/O Ports	27
4.0 Timer0 Module	39
5.0 Timer1 Module	41
6.0 Timer2 Module	45
7.0 Capture/Compare/PWM (CCP) Module(s)	47
8.0 Master Synchronous Serial Port (MSSP) Module	53
9.0 Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	97
10.0 Voltage Reference Module and Low-voltage Detect	113
11.0 Analog-to-Digital Converter (A/D) Module	117
12.0 Special Features of the CPU	127
13.0 Instruction Set Summary	143
14.0 Development Support	145
15.0 Electrical Characteristics	151
16.0 DC and AC Characteristics Graphs and Tables	173
17.0 Packaging Information	175
Appendix A: Revision History	187
Appendix B: Device Differences	187
Appendix C: Conversion Considerations	187
Index	189
Bit/Register Cross-Reference List	196
On-Line Support	197
Reader Response	198
PIC16C77X Product Identification System	199

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please check our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site: http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

TABLE 1-1 **PIC16C773 PINOUT DESCRIPTION**

Pin Name	DIP, SSOP, SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	I	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	10	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
				PORTA is a bi-directional I/O port.
RA0/AN0	2	I/O	TTL	RA0 can also be analog input0
RA1/AN1	3	I/O	TTL	RA1 can also be analog input1
RA2/AN2/VREF-/VRL	4	I/O	TTL	RA2 can also be analog input2 or negative analog reference voltage input or internal voltage reference low
RA3/AN3/VREF+/VRH	5	I/O	TTL	RA3 can also be analog input3 or positive analog reference voltage input or internal voltage reference high
RA4/T0CKI	6	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
				PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	21	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1/SS	22	I/O	TTL/ST ⁽¹⁾	RB1 can also be the SSP slave select
RB2/AN8	23	I/O	TTL	RB2 can also be analog input8
RB3/AN9/LVDIN	24	I/O	TTL	RB3 can also be analog input9 or the low voltage detect input reference
RB4	25	I/O	TTL	Interrupt on change pin.
RB5	26	I/O	TTL	Interrupt on change pin.
RB6	27	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	28	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.
				PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	11	I/O	ST	RC0 can also be the Timer1 oscillator output or Timer1 clock input.
RC1/T1OSI/CCP2	12	I/O	ST	RC1 can also be the Timer1 oscillator input or Capture2 input/ Compare2 output/PWM2 output.
RC2/CCP1	13	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	14	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I ² C modes.
RC4/SDI/SDA	15	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	16	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6/TX/CK	17	I/O	ST	RC6 can also be the USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	18	I/O	ST	RC7 can also be the USART Asynchronous Receive or Synchronous Data.
AVss	8	Р		Ground reference for A/D converter
AVDD	7	P		Positive supply for A/D converter
Vss	19	P	_	Ground reference for logic and I/O pins.
VDD	20	Р	_	Positive supply for logic and I/O pins.
Legend: I = input () = output		I/O = input	/output P = power

— = Not used

TTL = TTL input

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured for the multiplexed function.
2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

TABLE 1-2 PIC16C774 PINOUT DESCRIPTION

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	13	14	30	I	ST/CMOS ⁽⁴⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	14	15	31	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	2	18	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	2	3	19	I/O	TTL	RA0 can also be analog input0
RA1/AN1	3	4	20	I/O	TTL	RA1 can also be analog input1
RA2/AN2/VREF-/VRL	4	5	21	I/O	TTL	RA2 can also be analog input2 or negative analog reference voltage input or internal voltage reference low
RA3/AN3/VREF+/VRH	5	6	22	I/O	TTL	RA3 can also be analog input3 or positive analog reference voltage input or internal voltage reference high
RA4/T0CKI	6	7	23	I/O	ST	RA4 can also be the clock input to the Timer0 timer/counter. Output is open drain type.
RA5/AN4	7	8	24	I/O	TTL	RA5 can also be analog input4
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	33	36	8	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1/SS	34	37	9	I/O	TTL/ST ⁽¹⁾	RB1 can also be the SSP slave select
RB2/AN8	35	38	10	I/O	TTL	RB2 can also be analog input8
RB3/AN9/LVDIN	36	39	11	I/O	TTL	RB3 can also be analog input9 or input reference for low voltage detect
RB4	37	41	14	I/O	TTL	Interrupt on change pin.
RB5	38	42	15	I/O	TTL	Interrupt on change pin.
RB6	39	43	16	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	40	44	17	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.

Legend: I = input O = output

— = Not used

I/O = input/output TTL = TTL input P = power ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured for the multiplexed function.

^{2:} This buffer is a Schmitt Trigger input when used in serial programming mode.

^{3:} This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

^{4:} This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

NOTES:

3.3 PORTC and the TRISC Register

PORTC is an 8-bit wide bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (=1) will make the corresponding PORTC pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISC bit (=0) will make the corresponding PORTC pin an output, i.e., put the contents of the output latch on the selected pin.


PORTC is multiplexed with several peripheral functions (Table 3-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

EXAMPLE 3-1: INITIALIZING PORTC

```
BCF
       STATUS, RPO ; Select Bank 0
CLRF
                    ; Initialize PORTC by
                    ; clearing output
                    ; data latches
                   ; Select Bank 1
BSF
       STATUS, RP0
                    ; Value used to
MOVIW
       0xCF
                    ; initialize data
                    ; direction
                    ; Set RC<3:0> as inputs
MOVWE TRISC
                    ; RC<5:4> as outputs
                    ; RC<7:6> as inputs
```

FIGURE 3-9: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



- Note 1: I/O pins have diode protection to VDD and Vss.
 - 2: Port/Peripheral select signal selects between port data and peripheral output.
 - 3: Peripheral OE (output enable) is only activated if peripheral select is active.

FIGURE 8-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-0								
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit
bit7							bit0	W = Writable bit
								- n = Value at POR reset

bit 7: WCOL: Write Collision Detect bit

Master Mode:

1 = A write to the SSPBUF register was attempted while the I²C conditions were not valid for a transmission to be started

0 = No collision Slave Mode:

1 = The SSPBUF register is written while it is still transmitting the previous word

(must be cleared in software)

0 = No collision

bit 6: SSPOV: Receive Overflow Indicator bit

In SPI mode

1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in slave mode. In slave mode, the user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. (Must be cleared in software).

0 = No overflow

In I²C mode

1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in transmit mode. (Must be cleared in software).

0 = No overflow

bit 5: SSPEN: Synchronous Serial Port Enable bit

In both modes, when enabled, these pins must be properly configured as input or output.

- 1 = Enables serial port and configures SCK, SDO, SDI, and \overline{SS} as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins In I^2 C mode
- 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins
- bit 4: CKP: Clock Polarity Select bit

In SPI mode

1 = Idle state for clock is a high level

0 = Idle state for clock is a low level

In I²C slave mode

SCK release control

1 = Enable clock

0 = Holds clock low (clock stretch) (Used to ensure data setup time)

In I²C master mode

Unused in this mode

bit 3-0: SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

0000 = SPI master mode, clock = Fosc/4

0001 = SPI master mode, clock = Fosc/16

0010 = SPI master mode, clock = Fosc/64

0011 = SPI master mode, clock = TMR2 output/2

0100 = SPI slave mode, clock = SCK pin. SS pin control enabled.

0101 = SPI slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin

 $0110 = I^2C$ slave mode, 7-bit address

 $0111 = I^2C$ slave mode, 10-bit address

 $1000 = I^2C$ master mode, clock = Fosc / (4 * (SSPADD+1))

1xx1 = Reserved

1x1x = Reserved

determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 8-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

EXAMPLE 8-1: LOADING THE SSPBUF (SSPSR) REGISTER

		۷,	o. o,						
	BSF	STATUS,	RP0	;Specify Bank 1					
LOOP	BTFSS	SSPSTAT,	BF	;Has data been					
				;received					
				;(transmit					
				;complete)?					
	GOTO	LOOP		;No					
	BCF	STATUS,	RP0	;Specify Bank 0					
	MOVF	SSPBUF,	W	;W reg = contents					
				;of SSPBUF					
	MOVWF	RXDATA		;Save in user RAM					
	MOVF	TXDATA,	W	;W reg = contents					
				; of TXDATA					
	MOVWF	SSPBUF		;New data to xmit					

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

8.1.2 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON registers, and then set bit SSPEN. This configures the

SDI, SDO, SCK, and \overline{SS} pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- · SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- · SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

8.1.3 TYPICAL CONNECTION

Figure 8-5 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- · Master sends data Slave sends data
- Master sends dummy data Slave sends data

FIGURE 8-5: SPI MASTER/SLAVE CONNECTION



8.2.9 I²C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the start condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is re-loaded with the contents of SSPADD<6:0>. and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (T_{BBG}), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the START condition, and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the baud rate generator is suspended leaving the SDA line held low, and the START condition is complete.

Note:


If at the beginning of START condition the SDA and SCL pins are already sampled low, or if during the START condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag (BCLIF) is set, the START condition is aborted, and the I²C module is reset into its IDLE state.


8.2.9.5 WCOL STATUS FLAG

If the user writes the SSPBUF when an START sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.

FIGURE 8-20: FIRST START BIT TIMING





9.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI). The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc.

The USART can be configured in the following modes:

- · Asynchronous (full duplex)
- · Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bit SPEN (RCSTA<7>), and bits TRISC<7:6>, have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

The USART module also has a multi-processor communication capability using 9-bit address detection.

FIGURE 9-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0	
CSRC bit7	TX9	TXEN	SYNC		BRGH	TRMT	TX9D bit0	R = Readable bit W = Writable bit U = Unimplemented bit,
								read as '0'
bit 7:	CSRC: Clo	ok Couron	Coloot bit					- n =Value at POR reset
DIL 7.			Select bit					
	Asynchron Don't care							
	Synchrono							
	1 = Master 0 = Slave r				illy from BR ce)	(G)		
bit 6:	TX9 : 9-bit							
	1 = Selects 0 = Selects							
bit 5:	TXEN: Trai		ole bit					
	1 = Transm 0 = Transm							
	Note: SRE			(EN in SY	NC mode.			
bit 4:	SYNC: US							
	1 = Synchr 0 = Asynch							
bit 3:	Unimplem							
bit 0:	BRGH: Hig			nit				
Dit L.	Asynchron	•	210 001001 2					
	1 = High sp							
	0 = Low sp	eed						
	Synchrono Unused in							
bit 1:	TRMT: Train 1 = TSR er 0 = TSR fu	mpty	Register S	tatus bit				
bit 0:	TX9D : 9th	bit of trans	mit data. C	an be pari	ity bit.			
				p				

10.0 VOLTAGE REFERENCE MODULE AND LOW-VOLTAGE DETECT

The Voltage Reference module provides reference voltages for the Brown-out Reset circuitry, the Low-voltage Detect circuitry and the A/D converter.

The source for the reference voltages comes from the bandgap reference circuit. The bandgap circuit is energized anytime the reference voltage is required by the other sub-modules, and is powered down when not in use. The control registers for this module are LVDCON and REFCON, as shown in Figure 10-1 and Figure 10-2.

FIGURE 10-1: LVDCON: LOW-VOLTAGE DETECT CONTROL REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1				
_	_	BGST	LVDEN	LV3	LV2	LV1	LV0	R = Readable bit W = Writable bit			
bit7							bit0	U = Unimplemented bit, read as '0' - n =Value at POR reset			
bit 7-6:	Unimplem	nented: Re	ad as '0'								
bit 5:	BGST: Bandgap Stable Status Flag bit 1 = Indicates that the bandgap voltage is stable, and LVD interrupt is reliable 0 = Indicates that the bandgap voltage is not stable, and LVD interrupt should not be enabled										
bit 4:	LVDEN: Low-voltage Detect Power Enable bit 1 = Enables LVD, powers up bandgap circuit and reference generator 0 = Disables LVD, powers down bandgap circuit if unused by BOR or VRH/VRL										
bit 3-0:		sternal anal 5V 2V 0V 3V	e Detection I log input is u		1)						
	1010 = 3.6 1001 = 3.5 1000 = 3.5 0111 = 3.6 0110 = 2.5 0101 = 2.5 0100 = 2.5	3V 0V 3V 7V									

12.13 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The \overline{MCLR} pin must be at a logic high level (VIHMC).

12.13.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- External reset input on MCLR pin.
- Watchdog Timer Wake-up (if WDT was enabled).
- Interrupt from INT pin, RB port change, or some Peripheral Interrupts.

External $\overline{\text{MCLR}}$ Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of device reset. The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SI FEP:

- 1. PSP read or write.
- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. CCP capture mode interrupt.
- Special event trigger (Timer1 in asynchronous mode using an external clock).
- 5. SSP (Start/Stop) bit detect interrupt.
- 6. SSP transmit or receive in slave mode (SPI/I²C).
- 7. USART RX or TX (synchronous slave mode).
- 8. A/D conversion (when A/D clock source is RC).
- Low-voltage detect.

Other peripherals cannot generate interrupts since during SLEEP, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the sleep instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

12.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overrightarrow{PD} bit. If the \overrightarrow{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

NOTES:

NOTES:

15.1 DC Characteristics: PIC16C77X (Commercial, Industrial)

DC CHA	RACTERISTICS						
Param No.	Characteristic	Sym	Min	Typ†	Max	Units	Conditions
D001 D001A	Supply Voltage	VDD	4.0 4.5	_	5.5 5.5	V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	VDR	_	1.5	_	٧	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	_	Vss	_	V	See section on Power on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	_	_	V/ms (See section on Power-on Reset for details. PWRT enabled
D010	Supply Current (Note 2)	IDD	_	2.7	5	mA	XT/RC osc configuration Fosc = 4MHz, VDD = 5.5V (Note 4)
D013		1	_	135	30	mA	HS osc configuration FOSC = 20 MHz, VDD = 5.5V
D020 D020A	Power-down Current (Note 3)	IPD	/ ‡	1.5	16 19	μ Α μ A	VDD = 4.0V, -0°C to +70°C VDD = 4.0V, -40°C to +85°C
	Module Differential Cur- rent (Note 5)		1				
D021	Watchdog Timer \	Δ IW DT `	~	6.0	20	μΑ	VDD = 4.0V
D023*	Brown-out Reset Current (Note,5)	Albor	TBD	200	_	μА	BOR enabled, VDD = 5.0V
D023B*	Bandgap voltage generator	ΔIBG^6	_	40μΑ	TBD	μА	
D025*	Timer1 oscillator	ΔIT1osc	_	5	9	μА	VDD = 4.0V
D026*	A/D Converter	ΔIAD	_	300	_	μА	VDD = 5.5V, A/D on, not converting

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
- MCLR = VDD: WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: The Δ current is the additional current consumed when the peripheral is enabled. This current should be added to the base (IPD or IDD) current.
- 6: The bandgap voltate reference provides 1.22V to the VRL, VRH, LVD and BOR circuits. When calculating current consumption use the following formula: ΔIVRL + ΔIVRH + ΔILVD + ΔIBOR + ΔIBG. Any of the ΔIVRL, ΔIVRH, Δ ILVD or Δ IBOR can be 0.

FIGURE 15-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 15-7: BROWN-OUT RESET TIMING



TABLE 15-7 RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
30*	TmcL	MCLR Pulse Width (low)	100	_	-	ns	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32*	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	_	Tosc = OSC1 period
33*	Tpwrt	Power up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
34*	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	100	ns	
35*	TBOR	Brown-out Reset pulse width	100	_	_	μS	VDD ≤ VBOR (D005)

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Overflow Interrupt
RC1/T1OSI/CCP2 Pin
Special Event Trigger (CCP)43, 49
T1CON Register4
TMR1H Register4
TMR1L Register4
Timer2
Block Diagram46
PR2 Register 45, 50
SSP Clock Shift45, 46
T2CON Register45
TMR2 Register45
TMR2 to PR2 Match Enable (TMR2IE Bit)19
TMR2 to PR2 Match Flag (TMR2IF Bit)20
TMR2 to PR2 Match Interrupt
Timing Diagrams
Acknowledge Sequence Timing85
Baud Rate Generator with Clock Arbitration73
BRG Reset Due to SDA Collision
Brown-out Reset163
Bus Collision
Start Condition Timing9
Bus Collision During a Restart Condition (Case 1) 93
Bus Collision During a Restart Condition (Case2) 93
Bus Collision During a Start Condition (SCL = 0) 92
Bus Collision During a Stop Condition94
Bus Collision for Transmit and Acknowledge90
Capture/Compare/PWM169
CLKOUT and I/O162
External Clock Timing161
I ² C Master Mode First Start bit timing
I ² C Master Mode Reception timing84
I ² C Master Mode Transmission timing8
Master Mode Transmit Clock Arbitration89
Power-up Timer163
Repeat Start Condition76
Reset163
Slave Synchronization60
Start-up Timer163
Stop Condition Receive or Transmit87
Stop Condition Receive or Transmit87
Stop Condition Receive or Transmit
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 168 Timer1 168
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 103
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17°
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 103
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 168 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 103 USART Synchronous Receive 17* USART Synchronous Reception 108 USART Synchronous Transmission 108, 17*
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 168 USART Asynchronous Master Transmission 103 USART Synchronous Receive 17 USART Synchronous Reception 108 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 108
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 100 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 100 Wake-up from SLEEP via Interrupt 14
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 168 USART Asynchronous Master Transmission 103 USART Synchronous Receive 17 USART Synchronous Reception 108 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 108
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 108 USART, Asynchronous Reception 108 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 160
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 177 USART Synchronous Reception 108 USART Synchronous Transmission 108, 177 USART, Asynchronous Reception 105 Wake-up from SLEEP via Interrupt 147 Watchdog Timer 166 TMR0 156
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 168 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 100 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR0 Register 13
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 100 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 100 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 160 TMR0 15 TMR0 Register 15 TMR1H 15
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 168 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 100 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR0 Register 13
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 100 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 100 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 160 TMR0 15 TMR0 Register 15 TMR1H 15
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108, 17 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 10 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR1H Register 11 TMR1H Register 15 TMR1L 15
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 108 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR1H 15 TMR1H Register 13 TMR1L 15 TMR1L Register 13
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 168 USART Asynchronous Master Transmission 10 USART Synchronous Receive 17 USART Synchronous Reception 108 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 105 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR0 Register 13 TMR1H 15 TMR1H Register 13 TMR1L Register 15 TMR1L Register 15 TMR2 15
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 108 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR0 Register 15 TMR1H 15 TMR1H Register 13 TMR1L 15 TMR1L Register 13 TMR2 14 TMR2 Register 13 TMR2 Register 15
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 168 USART Asynchronous Master Transmission 10 USART Synchronous Receive 17 USART Synchronous Reception 108 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 105 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR0 Register 13 TMR1H 15 TMR1H Register 13 TMR1L Register 15 TMR1L Register 15 TMR2 15
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108, 17 USART, Asynchronous Transmission 108, 17 USART, Asynchronous Reception 10 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 163 TMR0 15 TMR0 Register 15 TMR1H 15 TMR1H Register 15 TMR1L Register 15 TMR2 Register 11 TMR2 Register 15 TRISA Register 14, 126
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108, 17 USART Synchronous Transmission 108, 17 USART, Asynchronous Reception 10 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR0 Register 15 TMR1H Register 15 TMR1H Register 15 TMR1L Register 15 TMR2 15 TMR2 Register 15 TRISA Register 14, 126 TRISB Register 14, 126 TRISB Register 14, 126
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108, 17 USART, Asynchronous Reception 108, 17 USART, Asynchronous Reception 108, 17 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR1H 15 TMR1H Register 15 TMR1L 15 TMR1L 15 TMR2 15 TMR2 Register 16 TRISA Register 14 TRISB Register 14 TRISC Register 14 TRISC Register 14
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108, 17 USART, Asynchronous Reception 108, 17 USART, Asynchronous Reception 108, 17 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR1H 15 TMR1H Register 15 TMR1L 15 TMR1L Register 16 TMR2 15 TMR2 Register 11 TRISA Register 14 TRISB Register 14 TRISD Register 14 TRISD Register 14
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108, 17 USART, Asynchronous Reception 108, 17 USART, Asynchronous Reception 108, 17 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR1H 15 TMR1H Register 15 TMR1L 15 TMR1L 15 TMR2 15 TMR2 Register 16 TRISA Register 14 TRISB Register 14 TRISC Register 14 TRISC Register 14
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108, 17 USART, Asynchronous Reception 108, 17 USART, Asynchronous Reception 108, 17 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR1H 15 TMR1H Register 15 TMR1L 15 TMR1L Register 16 TMR2 15 TMR2 Register 11 TRISA Register 14 TRISB Register 14 TRISD Register 14 TRISD Register 14
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108, 17 USART, Asynchronous Transmission 108, 17 USART, Asynchronous Reception 10 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR0 15 TMR1H 15 TMR1H 15 TMR1H Register 13 TMR1L Register 15 TMR2 Register 15 TRISA Register 14 TRISB Register 14 TRISD Register 14 TRISE Re
Stop Condition Receive or Transmit 87 Time-out Sequence on Power-up 135, 136 Timer0 166 Timer1 166 USART Asynchronous Master Transmission 100 USART Synchronous Receive 17 USART Synchronous Reception 108, 17 USART, Asynchronous Transmission 108, 17 USART, Asynchronous Reception 10 Wake-up from SLEEP via Interrupt 14 Watchdog Timer 16 TMR0 15 TMR0 Register 15 TMR1H 15 TMR1H Register 15 TMR1L 15 TMR1L Register 15 TMR2 15 TMR2 Register 11 TRISA Register 14, 126 TRISB Register 14, 126 TRISD Register 14 TRISD Register 14 TRISE Register 14 TRISE Register 14 TRISE Register 14 TRISE Register 14

PSPMODE Bit	34, 35, 37
TXREG	15
TXSTA Register	97
BRGH Bit	97, 99
CSRC Bit	97
SYNC Bit	97
TRMT Bit	97
TX9 Bit	97
TX9D Bit	97
TXEN Bit	97
U	
UA Universal Synchronous Asynchronous Receiver Ti	54
	ansmitter
(USART)	
Asynchronous Receiver	
Setting Up Reception	
Timing Diagram	
Update Address, UA	
USART	
Asynchronous Mode	
Master Transmission	
Receive Block Diagram	
Transmit Block Diagram	
Baud Rate Generator (BRG)	
Baud Rate Error, Calculating	
Baud Rate Formula	
Baud Rates, Asynchronous Mode (BRGH	=0) . 100
Baud Rates, Asynchronous Mode (BRGH	=1) . 101
Baud Rates, Synchronous Mode	100
High Baud Rate Select (BRGH Bit)	
Sampling	
Clock Source Select (CSRC Bit)	
Continuous Receive Enable (CREN Bit)	
Framing Error (FERR Bit)	98
Mode Select (SYNC Bit)	97
Overrun Error (OERR Bit)	
RC6/TX/CK Pin	
RC7/RX/DT Pin	
RCSTA Register	
Receive Data, 9th bit (RX9D Bit)	
Receive Enable (RCIE Bit)	
Receive Enable, 9-bit (RX9 Bit)	
Receive Flag (RCIF Bit)	20
Serial Port Enable (SPEN Bit)	97, 98
Single Receive Enable (SREN Bit)	98
Synchronous Master Mode	
Reception	
Transmission	
Synchronous Slave Mode	
Transmit Data, 9th Bit (TX9D)	
Transmit Enable (TXEN Bit)	
Transmit Enable (TXIE Bit)	19
Transmit Enable, Nine-bit (TX9 Bit)	97
Transmit Flag (TXIE Bit)	20
Transmit Shift Register Status (TRMT Bit)	
TXSTA Register	97
17.0 17.1 Togicior	01

W

W Register
Wake-up from SLEEP 127, 140
Interrupts 133, 134
MCLR Reset134
Timing Diagram141
WDT Reset134
Watchdog Timer (WDT) 127, 139
Block Diagram139
Enable (WDTE Bit)139
Programming Considerations139
RC Oscillator139
Time-out Period139
WDT Reset, Normal Operation 131, 133, 134
WDT Reset, SLEEP 133, 134
Waveform for General Call Address Sequence69
WCOL55, 74, 79, 82, 85, 87
WCOL Status Flag74
Write Collision Detect bit, WCOL55
WWW On-Line Support

Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509 ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252

Fax: 86-29-8833-7256 China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130 China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049 ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka

Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200

Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366

Fax: 886-3-5770-955 **Taiwan - Kaohsiung**Tel: 886-7-213-7828

Fax: 886-7-330-9305 Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90

Fax: 34-91-708-08-91 **UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12