



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

## Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	7KB (4K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 10x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc774-i-pq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.0 DEVICE OVERVIEW

This document contains device-specific information. Additional information may be found in the PICmicro<sup>™</sup> Mid-Range Reference Manual, (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.



There a two devices (PIC16C773 and PIC16C774) covered by this datasheet. The PIC16C773 devices come in 28-pin packages and the PIC16C774 devices come in 40-pin packages. The 28-pin devices do not have a Parallel Slave Port implemented.

The following two figures are device block diagrams sorted by pin number; 28-pin for Figure 1-1 and 40-pin for Figure 1-2. The 28-pin and 40-pin pinouts are listed in Table 1-1 and Table 1-2, respectively.



Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	13	14	30	Ι	ST/CMOS <sup>(4)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	14	15	31	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	2	18	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	2	3	19	I/O	TTL	RA0 can also be analog input0
RA1/AN1	3	4	20	I/O	TTL	RA1 can also be analog input1
RA2/AN2/VREF-/VRL	4	5	21	I/O	TTL	RA2 can also be analog input2 or negative analog reference voltage input or internal voltage reference low
RA3/AN3/VREF+/VRH	5	6	22	I/O	TTL	RA3 can also be analog input3 or positive analog reference voltage input or internal voltage reference high
RA4/T0CKI	6	7	23	I/O	ST	RA4 can also be the clock input to the Timer0 timer/ counter. Output is open drain type.
RA5/AN4	7	8	24	I/O	TTL	RA5 can also be analog input4
						PORTB is a bi-directional I/O port. PORTB can be soft- ware programmed for internal weak pull-up on all inputs.
RB0/INT	33	36	8	I/O	TTL/ST <sup>(1)</sup>	RB0 can also be the external interrupt pin.
RB1/SS	34	37	9	I/O	TTL/ST <sup>(1)</sup>	RB1 can also be the SSP slave select
RB2/AN8	35	38	10	I/O	TTL	RB2 can also be analog input8
RB3/AN9/LVDIN	36	39	11	I/O	TTL	RB3 can also be analog input9 or input reference for low voltage detect
RB4	37	41	14	I/O	TTL	Interrupt on change pin.
RB5	38	42	15	I/O	TTL	Interrupt on change pin.
RB6	39	43	16	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming clock.
RB7	40	44	17	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming data.
Legend: I = input C	) = outp	ut	I/O	= input	/output	P = power

## TABLE 1-2 PIC16C774 PINOUT DESCRIPTION

— = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured for the multiplexed function.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

4: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

## 7.3 PWM Mode

In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.

Figure 7-4 shows a simplified block diagram of the CCP module in PWM mode.

For a step by step procedure on how to set up the CCP module for PWM operation, see Section 7.3.3.

#### FIGURE 7-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 7-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/ period).

#### FIGURE 7-5: PWM OUTPUT



#### 7.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period = [(PR2) + 1] • 4 • Tosc • (TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 6.0) is
	not used in the determination of the PWM
	frequency. The postscaler could be used to
	have a servo update rate at a different fre-
	quency than the PWM output.

#### 7.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

#### PWM duty cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 prescale value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)} \quad \text{bits}$$

**Note:** If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

For an example PWM period and duty cycle calculation, see the PICmicro<sup>™</sup> Mid-Range Reference Manual, (DS33023).

#### FIGURE 8-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-	0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0								
WCO	L SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit							
bit7							bit0	W = Writable bit							
bit 7: bit 6:	WCOL: W Master Me 1 = A write transmiss 0 = No co Slave Moo 1 = The S (must be o 0 = No co SSPOV: F	<ul> <li>WCOL: Write Collision Detect bit <u>Master Mode:</u> <ol> <li>A write to the SSPBUF register was attempted while the I<sup>2</sup>C conditions were not valid for a transmission to be started</li> <li>No collision</li> </ol> </li> <li>Slave Mode: <ol> <li>The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)</li> <li>No collision</li> </ol> </li> <li>SSPOV: Receive Overflow Indicator bit In SSPI use previous data. In case of overflow</li></ul>													
	$eq:spectral_$														
bit 5:	<ul> <li>SSPEN: Synchronous Serial Port Enable bit</li> <li>In both modes, when enabled, these pins must be properly configured as input or output.</li> <li>In SPI mode</li> <li>1 = Enables serial port and configures SCK, SDO, SDI, and SS as the source of the serial port pins</li> <li>0 = Disables serial port and configures these pins as I/O port pins</li> <li>In I<sup>2</sup>C mode</li> <li>1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins</li> </ul>														
bit 4:	<b>CKP</b> : Cloc In SPI mo 1 = Idle st 0 = Idle st In $I^2C$ slav SCK relea 1 = Enabl 0 = Holds In $I^2C$ ma Unused ir	0 = Disables serial port and configures these pins as I/O port pins <b>CKP</b> : Clock Polarity Select bit In SPI mode 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level In $I^2C$ slave mode SCK release control 1 = Enable clock 0 = Holds clock low (clock stretch) (Used to ensure data setup time) In $I^2C$ master mode													
bit 3-C	$\begin{array}{llllllllllllllllllllllllllllllllllll$	SPM0: Syr PI master n PI master n PI master n PI master n PI slave mo C slave mo C slave mo C slave mo C slave d eserved	nchronous node, cloc node, cloc node, cloc ode, clock ode, clock ode, clock ide, 7-bit ide, 10-bit node, cloc	Serial Por k = Fosc/ k = Fosc/ k = Fosc/ k = TMR2 = SCK pir SCK pir address address k = Fosc	rt Mode Se 4 16 64 output/2 n. <u>SS</u> pin c 1. <u>SS</u> pin c	elect bits ontrol ena ontrol disa ADD+1) )	bled. abled. SS ca	an be used as I/O pin							

#### 8.1.4 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 8-5) is to broad-cast data by the software protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI module is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor".

The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in Figure 8-6, Figure 8-8, and Figure 8-9 where the MSb is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum bit clock frequency (at 20 MHz) of 8.25 MHz.

Figure 8-6 shows the waveforms for Master mode. When CKE = 1, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.



FIGURE 8-6: SPI MODE WAVEFORM (MASTER MODE)





## FIGURE 8-37: BRG RESET DUE TO SDA COLLISION DURING START CONDITION



#### 8.2.18.17 BUS COLLISION DURING A STOP CONDITION

Bus collision occurs during a STOP condition if:

- After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allow to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0'. If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 8-40).

## FIGURE 8-40: BUS COLLISION DURING A STOP CONDITION (CASE 1)



## FIGURE 8-41: BUS COLLISION DURING A STOP CONDITION (CASE 2)



#### 9.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In asynchronous mode bit BRGH (TXSTA<2>) also controls the baud rate. In synchronous mode bit BRGH is ignored. Table 9-1 shows the formula for computation of the baud rate for different USART modes which only apply in master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 9-1. From this, the error in baud rate can be determined.

Example 9-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 BRGH = 0 SYNC = 0

#### EXAMPLE 9-1: CALCULATING BAUD RATE ERROR

#### Desired Baud rate = Fosc / (64 (X + 1))

9600 = 1600000 / (64 (X + 1))X =  $\lfloor 25.042 \rfloor = 25$ 

Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

Error = (Calculated Baud Rate - Desired Baud Rate) Desired Baud Rate

= (9615 - 9600) / 9600

= 0.16%

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the Fosc/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

9.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

## TABLE 9-1BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = FOSC/(64(X+1))	Baud Rate= Fosc/(16(X+1))
1	(Synchronous) Baud Rate = FOSC/(4(X+1))	NA

X = value in SPBRG (0 to 255)

## TABLE 9-2 REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
99h	SPBRG	Baud R	ate Ge	nerator F		0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the BRG.



BAUD	Fosc = 2	20 MHz	SPBRG	16 MHz		SPBF	١G	10 MHz			SPI	BRG	7.15	909 MI	Ηz	SPBRG		
RATE (K)	KBAUD	% ERROR	value (decimal		% ERROF	valu decin	e nal)	KBAUD	ER	% ROR	va (dec	lue simal)	KBA	AUD I	% ERROR	value (decimal)		
0.3	NA	-	-	NA	-	-		NA		-		-	N	IA	-	-		
1.2	NA	-	-	NA	-	-		NA		-		-	N	IA	-	-		
2.4	NA	-	-	NA	-	-		NA		-		-	N	IA	-	-		
9.6	NA	-	-	NA	-	-		9.766	+1	.73	2	55	9.6	622	+0.23	185		
19.2	19.53	+1.73	255	19.23	+0.16	207		19.23	+0	0.16	10	29	19	.24	+0.23	92		
76.8	76.92	+0.16	64	76.92	+0.16	51		75.76	-1	.36	:	32	77	.82	+1.32	22		
96	96.15	+0.16	51	95.24	-0.79	41		96.15	+0	0.16	2	25	94	.20	-1.88	18		
300	294.1	-1.96	16	307.69	+2.56	12		312.5	+4	17		7	29	8.3	-0.57	5		
500	500	0	9	500	0	7		500		0		4	N	IA	-	-		
HIGH	5000	-	0	4000	-	0		2500		-		0	178	39.8	-	0		
LOW	19.53	-	255	15.625	-	255		9.766		-	2	55	6.9	991	-	255		
	Fosc = 5	5.0688 MH	łz ،	4 MHz		:	3.57	79545 MI	Ηz			1 MHz	z			32.768 k	Hz	
BAUD			SPBRG			SPBRG				SPBF	RG				SPBRG			SPBRG
RATE	KBAUD	%	value	KBAUD	%	value	KВ	AUD	%	valu	e	KBAL	JD	%	value	KBAUD	%	value
(K)		ERROR	(decimal)		ERROR (	decimal)		EF	ROR	(decin	nal)		E	ERROF	decima (decima	I)	ERROR	(decimal)
0.3	NA	-	-	NA	-	-	١	A	-	-		NA			-	0.303	+1.14	26
1.2	NA	-	-	NA	-	-	1	A	-	-		1.20	2	+0.16	207	1.170	-2.48	6
2.4	NA	-	-	NA	-	-	1	A	-	-		2.40	4	+0.16	103	NA	-	-
9.6	9.6	0	131	9.615	+0.16	103	9.	622 +	0.23	92		9.61	5	+0.16	25	NA	-	-
19.2	19.2	0	65	19.231	+0.16	51	19	9.04 -	0.83	46		19.2	4	+0.16	12	NA	-	-
76.8	79.2	+3.13	15	76.923	+0.16	12	74	.57 -	2.90	11		83.3	4	+8.51	2	NA	-	-
96	97.48	+1.54	12	1000	+4.17	9	99	9.43 +	3.57	8		NA		-	-	NA	-	-
300	316.8	+5.60	3	NA	-	-	29	98.3 -	0.57	2		NA		-	-	NA	-	-
500	NA	-	-	NA	-	-	١	A	-	-		NA		-	-	NA	-	-
HIGH	1267	-	0	100	-	0	89	94.9	-	0		250	)	-	0	8.192	-	0
LOW	4.950	-	255	3.906	-	255	З.	496	-	255	5	0.976	66	-	255	0.032	-	255

## TABLE 9-4 BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	Fosc = 2	20 MHz	SPBRG	16 MH	Z	SPBI	RG <sup>1</sup>	0 MHz			SPBRG	7	15909 M	Hz	SPBRG		
RATE		%	value		%	valu	ie			%	value			%	value		
(K)	KBAUD	ERROR	(decimal	) KBAUI	D ERRC	DR (decir	nal) I	KBAUD	ER	ROR (	decima	l) k	BAUD	ERROR	(decimal)		
0.3	NA	-	-	NA	-	-		NA		-	-		NA	-	-		
1.2	1.221	+1.73	255	1.202	+0.1	6 20	7	1.202	+0	0.16	129		1.203	+0.23	92		
2.4	2.404	+0.16	129	2.404	+0.1	6 10	3	2.404	+0	).16	64		2.380	-0.83	46		
9.6	9.469	-1.36	32	9.615	+0.1	6 25		9.766	+1	.73	15		9.322	-2.90	11		
19.2	19.53	+1.73	15	19.23	+0.1	6 12		19.53	+1	.73	7		18.64	-2.90	5		
76.8	78.13	+1.73	3	83.33	+8.5	1 2		78.13	+1	.73	1		NA	-	-		
96	104.2	+8.51	2	NA	-	-		NA		-	-		NA	-	-		
300	312.5	+4.17	0	NA	-	-		NA		-	-		NA	-	-		
500	NA	-	-	NA	-	-		NA		-	-		NA	-	-		
HIGH	312.5	-	0	250	-	0		156.3		-	0		111.9	-	0		
LOW	1.221	-	255	0.977	-	25	5	0.6104		-	255		0.437	-	255		
	Fosc =	5.0688 MH	۱z ،	4 MHz			3.579	9545 MH	lz		1 Mł	Hz			32.768 k	Hz	
BALID			SPBBG			SPBBG				SPBB	G			SPBBG			SPBBG
BATE		%	value		%	value		c	%	value	ŭ		%	value		%	value
(K)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBA	UD ERI	ROR	(decima	al) KBA	AUD	ERROF	decima	) KBAUD	ERROR	(decimal)
0.3	0.31	+3.13	255	0.3005	-0.17	207	0.30	01 +0	.23	185	0.3	300	+0.16	51	0.256	-14.67	1
1.2	1.2	0	65	1.202	+1.67	51	1.19	90 -0	.83	46	1.2	202	+0.16	12	NA	-	-
2.4	2.4	0	32	2.404	+1.67	25	2.43	32 +1	.32	22	2.2	232	-6.99	6	NA	-	-
9.6	9.9	+3.13	7	NA	-	-	9.32	22 -2	.90	5	N	А	-	-	NA	-	-
19.2	19.8	+3.13	3	NA	-	-	18.6	64 -2	.90	2	N	А	-	-	NA	-	-
76.8	79.2	+3.13	0	NA	-	-	NA	4	-	-	N	Α	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	4	-	-	N	А	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	4	-	-	N	А	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	4	-	-	N	А	-	-	NA	-	-
HIGH	79.2	-	0	62.500	-	0	55.9	93	-	0	15.	.63	-	0	0.512	-	0
LOW	0.3094	-	255	3.906	-	255	0.21	85	-	255	0.06	610	-	255	0.0020	-	255

# PIC16C77X



#### FIGURE 9-6: USART RECEIVE BLOCK DIAGRAM

#### FIGURE 9-7: ASYNCHRONOUS RECEPTION WITH ADDRESS DETECT



#### 9.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner i.e. transmission and reception do not occur at the same time. When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

#### 9.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 9-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcycle), the TXREG is empty and interrupt bit, TXIF (PIR1<4>) is set. The interrupt can be

enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 9.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tr	ansmit	Register						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate		0000 0000	0000 0000						

#### TABLE 9-8 REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

#### TABLE 9-10 REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tr	ansmit	Register						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Gener		0000 0000	0000 0000					

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Transmission. Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

#### TABLE 9-11 REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART R	eceive I	Register						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	e Gener		0000 0000	0000 0000					

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

#### 10.3 Low-voltage Detect (LVD)

This module is used to generate an interrupt when the supply voltage falls below a specified "trip" voltage. This module operates completely under software

control. This allows a user to power the module on and off to periodically monitor the supply voltage, and thus minimize total current consumption.



FIGURE 10-3: BLOCK DIAGRAM OF LVD AND VOLTAGE REFERENCE CIRCUIT

The LVD module is enabled by setting the LVDEN bit in the LVDCON register. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to or less than the trip point, the module will generate an interrupt signal setting interrupt flag bit LVDIF. If interrupt enable bit LVDIE was set, then an interrupt is generated. The LVD interrupt can wake the device from sleep. The "trip point" voltage is software programmable to any one of 16 values, five of which are reserved (See Figure 10-1). The trip point is selected by programming the LV3:LV0 bits (LVDCON<3:0>).

Note: The LVDIF bit can not be cleared until the supply voltage rises above the LVD trip point. If interrupts are enabled, clear the LVDIE bit once the first LVD interrupt occurs to prevent reentering the interrupt service routine immediately after exiting the ISR.

Once the LV bits have been programmed for the specified trip voltage, the low-voltage detect circuitry is then enabled by setting the LVDEN (LVDCON<4>) bit. If the bandgap reference voltage is previously unused by either the brown-out circuitry or the voltage reference circuitry, then the bandgap circuit requires a time to start-up and become stable before a low voltage condition can be reliably detected. The low-voltage interrupt flag is prevented from being set until the bandgap has reached a stable reference voltage.

When the bandgap is stable the BGST (LVDCON<5>) bit is set indicating that the low-voltage interrupt flag bit is released to be set if VDD is equal to or less than the LVD trip point.

#### 10.3.1 EXTERNAL ANALOG VOLTAGE INPUT

The LVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when LV3:LV0 = 1111. When these bits are set the comparator input is multiplexed from an external input pin (RB3/AN9/LVDIN.

## FIGURE 11-7: CALCULATING THE MINIMUM REQUIRED SAMPLE TIME

TACQ =	Amplifier Settling Time + Holding Capacitor Charging Time +Temperature Coefficient †									
TACQ =	5 μs + Tc + [(Temp - 25°C)(0.05 μs/°C)]   †									
Tc = · Tc = · Tc = · Tc = · Tc = ·	+ Holding Capacitor Charging Time (CHOLD) (RiC + RSS + RS) In (1/16384) -25 pF (1 $k\Omega$ +10 $k\Omega$ + 2.5 $k\Omega$ ) In (1/16384) -25 pF (13.5 $k\Omega$ ) In (1/16384) -0.338 (-9.704) $\mu$ s 3.3 $\mu$ s									
TACQ =	5 μs + 3.3 μs + [(50°C - 25°C)(0.05 μs / °C)]									
TACQ = TACQ =	8.3 μs + 1.25 μs 9.55 μs									

† The temperature coefficient is only required for temperatures > 25°C.

#### FIGURE 11-8: ANALOG INPUT MODEL



## FIGURE 12-1: CONFIGURATION WORD

CP1	CP0	BORV1	BORV0	CP1	CP0	-	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	Register:	CONFIG
bit13	12	11	10	9	8	7	6	5	4	3	2	1	bit0	Address	200711
bit 13 bit 9-8 bit 5-4	bit 13-12: <b>CP1:CP0: Code Protection bits</b> <sup>(2)</sup> bit 9-8: 11 = Program memory code protection off bit 5-4: 10 = 0800h-0FFFh code protected 01 = 0400h-0FFFh code protected 00 = 0000h-0FFFh code protected														
Dit 11-10:         BORV1:BORV0: Brown-out Reset Voitage bits           11 = VBOR set to 2.5V           10 = VBOR set to 2.7V           01 = VBOR set to 4.2V           00 = VBOR set to 4.5V															
bit 7:	ι	Jnimple	menteo	I, Rea	d as '1'										
bit 6:	E 1 C	BODEN: Brown-out Reset Enable bit <sup>(1)</sup> 1 = Brown-out Reset enabled 0 = Brown-out Reset disabled													
bit 3:	F 1 0	<b>PWRTE</b> : Power-up Timer Enable bit <sup>(1)</sup> 1 = PWRT disabled 0 = PWRT enabled													
bit 2:	<b>V</b> 1 C	WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled													
bit 1-(	): F 1 1 0 0	FOSC1: 1 = RC 0 = HS 0 = HS 0 = LP c	<b>COSCO</b> : oscillato oscillato oscillato oscillato	Oscill or or or or	ator Se	election	bits								
Note	1: E E 2: A 3: T s	Enabling Ensure th All of the These ar setting m	Brown- ne Powe CP1:Cl e the m ay resu	out Re ər-up T P0 pai inimur ılt in ar	eset au fimer is rs have n trip p n inadve	tomatic e enable e to be oints fo ertant i	cally enab ed anytim given the or the BO nterrupt.	bles the ne Brov same R, see	e Powe wn-out value Table	er-up Tim t Reset is to enable 15-4 for	ner (PWF enablec e the coo the trip p	RT) regard I. le protect point toler	dless of th tion scher rances. S	ne value of b ne listed. selection of a	it PWRTE.

#### 12.2 Oscillator Configurations

#### 12.2.1 OSCILLATOR TYPES

The PIC16C77X can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

## 12.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 12-2). The PIC16C77X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

A difference from the other mid-range devices may be noted in that the device can be driven from an external clock only when configured in HS mode (Figure 12-3).

		Standa	rd Opera	ting Co	onditions	(unles	s otherwise stated)			
		Operati	ng tempe	rature	-40°C	≤ TA	$\leq$ +85°C for industrial and			
DC CHA	RACTERISTICS				0°C	$\leq$ TA $\leq$ +70°C for commercial				
		Operating voltage VDD range as described in DC spec Section 15.1								
		Section	15.2.		$\wedge$					
Param	Characteristic	Sym	Min	Typ†	Max	Units	Conditions			
No.										
	Output High Voltage									
D090	I/O ports (Note 3)	Voh	VDD - 0.7	_	—	V	$10_{H} = -3.0 \text{ mA}, \text{ VDD} = 4.5 \text{ V},$			
						$\left( \right)$	-40°C to +85°C			
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7		$\sim$	( V	IOH = -1.3  mA, VDD = 4.5V,			
					$\langle \rangle$	$\backslash$	-40°C to +85°C			
D150*	Open-Drain High Voltage	Vod	—	$\sim$	8.5	X	RA4 pin			
	Capacitive Loading Specs on		<		1</td <td><math>\sim</math></td> <td></td>	$\sim$				
	Output Pins		~	1 1		$\backslash -$				
D100	OSC2 pin	Cos¢2	~	$  \neq \rangle$	15	рF	In XT, HS and LP modes when			
			$\backslash$		$\left  \right\rangle$		external clock is used to drive			
		( )		$\nearrow$ '			OSC1.			
D101	All I/O pins and OSC2 (in RC $\setminus$	Cio \		$\land \rightarrow$	້ 50	pF				
D102	mode) SCL, SDA in 2 mode	∖Св		$ $ $\leq$	400	pF				
*	Those parameters are characteri	od but	not thetad	•		•	·			

 I nese parameters are characterized but not tested.
 Data in "Typ" column is at SV, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels

represent normal operating conditions. Higher leakage current may be measured at different input voltages. 3) Negative current is defined as current sourced by the pin.

The game current is defined as current sourced by the pin.

## 15.4 DC Characteristics: VREF

#### TABLE 15-2 ELECTRICAL CHARACTERISTICS: VREF

Standard Operating Conditions (unless otherwise stated)												
DO QUADACTEDICTICS Operating			mperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and									
DC CHAN	ACTENISTICS		$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial									
		Operating vo	Itage VDD ra	ange as o	described	l in DC sp	pec Sectio	n 15.1 and Section 15.2.				
Param No.	Characte	Symbol	Min	Тур†	Max	Units	Conditions					
D400	Output Voltage	VRL	2.0	2.048	2.1	V	$VDD \ge 2.5V$					
		VRH	4.0	4.096	4.2	V	VDØ ≥ 4.5V					
D401A	VRL Quiescent Su	$\Delta IV_{RL}$		70	TBD	μA	No load on VRL.					
D401B	VRH Quiescent Su	$\Delta IVRH$	Ι	70	TBD	#A	No load on VRH.					
D402	Ouput Voltage Drif	TCVOUT	Ι	15*	50* /	ppm/°C/	Note 1					
D404	External Load Sou	IVREFSO			5*	(mA						
D405	External Load Sink	IVREFSI	-	-	<- <u>3</u> *	∖mA						
D406	Load Regulation			—	$\checkmark$	†βD⊁ /		Isource = 0 mA to				
			$\Delta VOUT/$		$\langle \rangle$		mV/mA	5 mA				
			∆Iout	<u> </u>	11	TBD≭	VIIN	Isink = 0 mA to				
			5	$\sim$		$\langle \ \rangle$	$\left \right\rangle$	5 mA				
D407	Line Regulation		∆Vout/	~ /	$\langle \rangle$	E0*	~					
				$\square$		V NO	μν/ν					

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Production tested at TAMB  $= 25^{\circ}$ C. Specifications over temp limits guaranteed by characterization.

#### FIGURE 15-3: LOAD CONDITIONS



## **PIC16C77X**

NOTES:

## w

W Register
Wake-up from SLEEP 127, 140
Interrupts 133, 134
MCLR Reset134
Timing Diagram141
WDT Reset134
Watchdog Timer (WDT) 127, 139
Block Diagram139
Enable (WDTE Bit)139
Programming Considerations139
RC Oscillator139
Time-out Period139
WDT Reset, Normal Operation 131, 133, 134
WDT Reset, SLEEP 133, 134
Waveform for General Call Address Sequence 69
WCOL
WCOL Status Flag74
Write Collision Detect bit, WCOL55
WWW, On-Line Support4