

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 10x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc774t-i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16C77X

2.2.2.7 PIR2 REGISTER

Γ

This register contains the CCP2, SSP Bus Collision, and Low-voltage detect interrupt flag bits.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 2-9: PIR2 REGISTER (ADDRESS 0Dh)

R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0	
LVDIF	_	_	_	BCLIF	_	_	CCP2IF	R = Readable bit
bit7							bitO	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	1 = The s	upply volta	age has fa					be cleared in software)
bit 6-4:	Unimpler	nented: R	ead as '0					
bit 3:	BCLIF: Bu 1 = A bus (must be o 0 = No bu	collision h	ias occurr software)		ne SSP mo	dule confi	gured in I ² C	Master was transmitting
bit 2-1:	Unimpler	nented: R	ead as '0					
bit 0:	CCP2IF: (CCP2 Inte	rrupt Flag	bit				
	<u>Capture M</u> 1 = A TMF 0 = No TM	R1 registe			nust be cle	eared in sc	oftware)	
		R1 registe		e match oc re match o	· ·	st be clea	red in softw	are)
	<u>PWM Moo</u> Unused	<u>de</u>						

7.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as:

- · every falling edge
- · every rising edge
- · every 4th rising edge
- every 16th rising edge


An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

7.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 is configured as an out-
	put, a write to the port can cause a capture
	condition.

FIGURE 7-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



7.1.2 TIMER1 MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode for the CCP module to use the capture feature. In asynchronous counter mode, the capture operation may not work.

7.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

7.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 7-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 7-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF CCP1CON ;Turn CCP module off MOVLW NEW_CAPT_PS ;Load the W reg with ; the new prescaler ; mode value and CCP ON MOVWF CCP1CON ;Load CCP1CON with this : value


7.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- driven High
- driven Low
- · remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 7-3: COMPARE MODE OPERATION BLOCK DIAGRAM



7.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note:	Clearing the CCP1CON register will force
	the RC2/CCP1 compare output latch to the
	default low level. This is not the data latch.

7.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

7.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

7.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCP2 resets the TMR1 register pair, and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP2 module will not set interrupt flag bit TMR1IF (PIR1<0>).

TABLE 7-3 REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
87h	TRISC	PORTC Da	ata Dire	ction Regis	ster					1111 1111	1111 1111
0Eh	TMR1L	Holding reg	gister fo	or the Least	Significant	Byte of the	16-bit TMF	R1 register		xxxx xxxx u	uuu uuuu
0Fh	TMR1H	Holding reg	gister fo	or the Most	Significant	Byte of the 1	16-bit TMR	1 register		xxxx xxxx u	uuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	00 0000	uu uuuu
15h	CCPR1L	Capture/Co	ompare	/PWM regi	ster1 (LSB)					xxxx xxxx u	uuu uuuu
16h	CCPR1H	Capture/Co	ompare	/PWM regi	ster1 (MSB))				xxxx xxxx u	uuu uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin, always maintain these bits clear.

FIGURE 8-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit		
bit7							bit0	W = Writable bit - n = Value at POR reset		
b.it 7.	WCOL	VCOL: Write Collision Detect bit								
bit 7:	Master Mo		on Detect	DIT						
			PBUF reg	jister was a	attempted	while the l	I ² C conditio	ns were not valid for a		
		ion to be st	arted							
	0 = No col									
	Slave Mod 1 = The S		uister is w	ritten while	e it is still tr	ansmitting	g the previou	us word		
		cleared in s					,			
	0 = No col	llision								
bit 6:		Receive Ove	erflow Ind	icator bit						
	In SPI mo		while		RIF rogiet	or ic ctill bo	lding the pr	evious data. In case of overflow,		
		-			-			e mode, the user must read the		
								ter mode, the overflow bit is not		
			eception (and transr	nission) is	initiated b	y writing to	the SSPBUF register. (Must be		
	cleared in $0 = No over$	software).								
	$\ln l^2 C \mod l^2$									
						still holding	g the previou	us byte. SSPOV is a "don't care"		
	in transmit $0 = No over$	t mode. (M	ust be cle	ared in sol	tware).					
					L. 11					
bit 5:		Synchronou odes when				oroperly c	onfigured as	s input or output.		
	In SPI mo		,				<u>-</u>			
		•		•				ource of the serial port pins		
	0 = DisabiIn I2C mod	les serial po de	ort and co	onfigures tr	iese pins a	as I/O port	pins			
			al port and	d configure	s the SDA	and SCL	pins as the	source of the serial port pins		
	0 = Disabl	es serial po	ort and co	onfigures th	nese pins a	as I/O port	pins			
bit 4:		ck Polarity S	Select bit							
	In SPI mo		k io o hiał							
		ate for cloc ate for cloc	•							
	In I ² C slav									
		ise control								
	1 = Enable 0 = Holds	e clock clock low (clock stre	tch) (Used	to ensure	data setu	n time)			
	In I ² C mas			, (p			
		this mode								
bit 3-0:		SPM0: Syr				elect bits				
		PI master n PI master n	,							
		PI master n								
		PI master n								
		PI slave mo						an be used as I/O pin		
		C slave mo			. 00 pin 0					
	$0111 = I^2$	C slave mo	de, 10-bit	address						
		C master r	node, clo	ck = Fosc	/ (4 * (SSF	ADD+1))				
	1xx1 = Re 1x1x = Re									

8.2.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all 0's with R/W = 0

The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> is set). Following a start-bit detect, 8-bits are shifted into SSPSR and the address is compared against SSPADD, and is also compared to the general call address, fixed in hardware. If the general call address matches, the SSPSR is transfered to the SSPBUF, the BF flag is set (eighth bit), and on the falling edge of the ninth bit (\overline{ACK} bit) the SSPIF flag is set.

When the interrupt is serviced. The source for the interrupt can be checked by reading the contents of the SSPBUF to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when GCEN is set while the slave is configured in 10-bit address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the acknowledge (Figure 8-16).





FIGURE 8-16: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT MODE)







FIGURE 8-30: ACKNOWLEDGE FLOWCHART



8.2.14 STOP CONDITION TIMING

A stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit PEN (SSPCON2<2>). At the end of a receive/transmit the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low . When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one T_{BRG} (baud rate generator rollover count) later, the SDA pin is sampled high

while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later the PEN bit is cleared and the SSPIF bit is set (Figure 8-31).

Whenever the firmware decides to take control of the bus, it will first determine if the bus is busy by checking the S and P bits in the SSPSTAT register. If the bus is busy, then the CPU can be interrupted (notified) when a Stop bit is detected (i.e. bus is free).

8.2.14.14 WCOL STATUS FLAG

If the user writes the SSPBUF when a STOP sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).




FIGURE 8-31: STOP CONDITION RECEIVE OR TRANSMIT MODE

8.2.18.16 BUS COLLISION DURING A REPEATED START CONDITION

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0>, and counts down to 0. The SCL pin is then deasserted, and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e. another master is attempting to transmit a data '0'). If however SDA is sampled high then the BRG is reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs, because no two masters can assert SDA at exactly the same time.

If, however, SCL goes from high to low before the BRG times out and SDA has not already been asserted, then a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition.

If at the end of the BRG time out both SCL and SDA are still high, the SDA pin is driven low, the BRG is reloaded, and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete (Figure 8-38).

FIGURE 8-38: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 8-39: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



8.3 <u>Connection Considerations for I²C</u> Bus

For standard-mode I^2C bus devices, the values of resistors $\mathbf{R_p} \mathbf{R_s}$ in Figure 8-42 depends on the following parameters

- Supply voltage
- Bus capacitance
- Number of connected devices (input current + leakage current).


The supply voltage limits the minimum value of resistor R_p due to the specified minimum sink current of 3 mA at VoL max = 0.4V for the specified output stages. For

example, with a supply voltage of VDD = $5V\pm10\%$ and VoL max = 0.4V at 3 mA, R_{p min} = (5.5-0.4)/0.003 = 1.7 k: VDD as a function of **R**_p is shown in Figure 8-42. The desired noise margin of 0.1VDD for the low level limits the maximum value of **R**_s. Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections, and pins. This capacitance limits the maximum value of R_p due to the specified rise time (Figure 8-42).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register, and controls the slew rate of the I/O pins when in I^2C mode (master or slave).

FIGURE 8-42: SAMPLE DEVICE CONFIGURATION FOR I²C BUS



1)
1

BAUD RATE (K)	Fosc = 2 KBAUD	0 MHz % ERROR	SPBRG value (decimal)	16 MHz KBAUD	% ERROF	SPBRG value decimal		%	b Va	PBRG alue cimal)	7.16 MHz KBAUD E	%	SPBRG value decimal)		
9.6	9.615	+0.16	129	9.615	+0.16	103	9.615	5 +0.	16	64	9.520	-0.83	46		
19.2	19.230	+0.16	64	19.230	+0.16	51	18.93	9 -1.3	36	32	19.454	+1.32	22		
38.4	37.878	-1.36	32	38.461	+0.16	25	39.06	2 +1	.7	15	37.286	-2.90	11		
57.6	56.818	-1.36	21	58.823	+2.12	16	56.81	8 -1.3	36	10	55.930	-2.90	7		
115.2	113.636	-1.36	10	111.111	-3.55	8	125	+8.	51	4	111.860	-2.90	3		
250	250	0	4	250	0	3	NA	-		-	NA	-	-		
625	625	0	1	NA	-	-	625	0		0	NA	-	-		
1250	1250	0	0	NA	-	-	NA	-		-	NA	-	-		
DALID	Fosc = 5	000 1411-													
BAUD RATE		%	SPBRG value	4 MHz	%	SPBRG value	8.579 MH	%	SPBRG value		%	SPBRG value		%	SPBRG value
	KBAUD	%	SPBRG value			SPBRG		%	value		%				value
RATE		%	SPBRG value			SPBRG value (decimal) ł		%	value		% UD ERROF	value		%	value
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD		SPBRG value (decimal) ł	KBAUD	% ERROR	value (decimal) KBA	% UD ERROF 28 -6.99	value (decimal)) KBAUD	%	value
RATE (K) 9.6	KBAUD 9.6	% ERROR 0	SPBRG value (decimal) 32	KBAUD NA	ERROR -	SPBRG value (decimal) H	KBAUD 9.727	% ERROR +1.32	value (decimal 22) KBA	% UD ERROF 28 -6.99 33 +8.51	value (decimal) 6) KBAUD	%	value
RATE (K) 9.6 19.2	KBAUD 9.6 18.645	% ERROR 0 -2.94	SPBRG value (decimal) 32 16	KBAUD NA 1.202	ERROR - +0.17	SPBRG value (decimal) F - 207 103	KBAUD 9.727 18.643	% ERROR +1.32 -2.90	value (decimal 22 11) KBA 8.92 20.8	% UD ERROF 28 -6.99 33 +8.51 25 -18.61	value (decimal) 6 2) KBAUD NA NA	ERROR - -	value (decimal) - -
RATE (K) 9.6 19.2 38.4 57.6 115.2	KBAUD 9.6 18.645 39.6 52.8 105.6	% ERROR 0 -2.94 +3.12	SPBRG value (decimal) 32 16 7	KBAUD NA 1.202 2.403 9.615 19.231	- +0.17 +0.13	SPBRG value (decimal) H 207 103 25 12	KBAUD 9.727 18.643 37.286 55.930 111.860	% ERROR +1.32 -2.90 -2.90 -2.90 -2.90	value (decimal 22 11 5) KBA 8.92 20.8 31.2 62. NA	% UD ERROF 28 -6.99 33 +8.51 25 -18.61 5 +8.51 A -	value (decimal) 6 2 1) KBAUD NA NA NA NA NA	* ERROR - - -	value (decimal) - -
RATE (K) 9.6 19.2 38.4 57.6 115.2 250	KBAUD 9.6 18.645 39.6 52.8 105.6 NA	% ERROR 0 -2.94 +3.12 -8.33	SPBRG value (decimal) 32 16 7 5	KBAUD NA 1.202 2.403 9.615 19.231 NA	+0.17 +0.13 +0.16	SPBRG value (decimal) H 207 103 25 12	KBAUD 9.727 18.643 37.286 55.930 111.860 223.721	% ERROR +1.32 -2.90 -2.90 -2.90	value (decimal 22 11 5 3) KBA 8.92 20.8 31.2 62. NA NA	% UD ERROF 28 -6.99 33 +8.51 25 -18.61 5 +8.51 A - A -	value (decimal) 6 2 1 0) KBAUD NA NA NA NA NA NA	* ERROR - - - -	value (decimal) - - - -
RATE (K) 9.6 19.2 38.4 57.6 115.2	KBAUD 9.6 18.645 39.6 52.8 105.6	% ERROR 0 -2.94 +3.12 -8.33 -8.33	SPBRG value (decimal) 32 16 7 5 2	KBAUD NA 1.202 2.403 9.615 19.231	+0.17 +0.13 +0.16 +0.16	SPBRG value (decimal) H 207 103 25 12	KBAUD 9.727 18.643 37.286 55.930 111.860	% ERROR +1.32 -2.90 -2.90 -2.90 -2.90	value (decimal) 22 11 5 3 1) KBA 8.92 20.8 31.2 62. NA	% UD ERROF 28 -6.99 33 +8.51 25 -18.61 5 +8.51 A - A - A - A -	value R (decimal) 6 2 1 0 -) KBAUD NA NA NA NA NA	% ERROR - - - - - - -	value (decimal) - - - - - -






TABLE 9-7 REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART Re	eceive F	legister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Genera	ator Regi	ster					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

9.4 USART Synchronous Slave Mode

Synchronous slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

9.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

9.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous master and slave modes is identical except in the case of the SLEEP mode. Also, bit SREN is a don't care in slave mode.

If receive is enabled, by setting bit CREN, prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, then set enable bit $\ensuremath{\mathsf{RCIE}}$.
- 3. If 9-bit reception is desired, then set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.

FIGURE 11-2: ADCON1 REGISTER (ADDRESS 9Fh)

ADFM	VCFG	2 V	CFG1	VCF	GO P	CFG3	PCFC	G2 P	CFG1	PCF	G0	R =	Readable bit
bit7										bit 0		W = U = - n =	Writable bit Unimplemented bit, read as '0' Value at POR reset
bit 7:	ADFM: 1 = Rig 0 = Leff	ht justi	fied	ormat S	Select b	it							
bit 6:4	VCFG2	:VCFG	i0: Volt	age ref	erence	configu	ration	bits					
		Α/	D VREF	H	Α	/D VRE	FL						
	000		Avdd			Avss							
	001	Exte	ernal VF	REF+	Exte	ernal V	REF-						
	010		ernal V		Int	ernal V	RL						
	011		ernal VF			Avss							
	100	Inte	ernal V	RH		Avss							
	101		Avdd			ernal V							
	110		Avdd		Int	ernal V	RL						
	111	Inte	ernal V	RL		Avss							
bit 3:0	PCFG3				onfigur AN6		ts ⁽¹⁾ AN4	AN3	AN2	AN1	ANC		
bit 3:0		PCFG	i 0: A/D	Port C	-	ation bi		AN3 A	AN2 A	AN1 A	ANC		
bit 3:0	PCFG3	AN9 A	i0: A/D AN8 A A	Port C AN7 A A	AN6 A A	ation bi AN5 A A	AN4 A A	A A	A	A A	A A		
bit 3:0	PCFG3 0000 0001 0010	AN9 A A A A	a 0: A/D AN8 A A A A	Port C AN7 A A A	AN6 A A A	ation bi AN5 A A A A	AN4 A A A	A A A	A A A	A A A	A A A		
bit 3:0	PCFG3 0000 0001 0010 0011	AN9 A A A A A A	ao: A/D AN8 A A A A A	Port C AN7 A A A A	AN6 A A A A	AN5 A A A A A A	AN4 A A A A	A A A A	A A A A	A A A A	A A A A		
bit 3:0	PCFG3 0000 0001 0010 0011 0100	AN9 A A A A A A A A	AN8 A A A A A A A A	Port C AN7 A A A A A A	AN6 A A A A A	AN5 A A A A A A A A	AN4 A A A A A	A A A A A	A A A A A	A A A A	A A A A A		
bit 3:0	PCFG3 0000 0001 0010 0011 0100 0101	AN9 A A A A A A A A A	AN8 A A A A A A A A A A	Port C AN7 A A A A A A A	AN6 A A A A A A A	AN5 A A A A A A A A	AN4 A A A A A A	A A A A A A	A A A A A A	A A A A A A	A A A A A A		
bit 3:0	PCFG3 0000 0001 0010 0011 0100 0101 0110	AN9 A A A A A A A A A D	AN8 A A A A A A A A A A A	Port C AN7 A A A A A A A A	AN6 A A A A A A A A	AN5 A A A A A A A A A A	AN4 A A A A A A A	A A A A A A A	A A A A A A A	A A A A A A A	A A A A A A A		
bit 3:0	PCFG3 0000 0001 0010 0011 0100 0101 0110 0111	AN9 A A A A A A A A A D D	a0: A/D AN8 A A A A A A A A D	Port C AN7 A A A A A A A A A A	AN6 A A A A A A A A A A	AN5 A A A A A A A A A A	AN4 A A A A A A A A A	A A A A A A A A	A A A A A A A A	A A A A A A A A	A A A A A A A A		
bit 3:0	PCFG3 0000 0001 0010 0010 0100 0101 0100 0111 1000	AN9 A A A A A A A A D D D D	 A/D AN8 A A A A A A A D D 	Port C AN7 A A A A A A A A A A D	AN6 A A A A A A A A A A A	AN5 A A A A A A A A A A A A A A	AN4 A A A A A A A A A A A	A A A A A A A A A	A A A A A A A A A	A A A A A A A A A	A A A A A A A A A		
bit 3:0	PCFG3 0000 0001 0010 0011 0100 0111 0100 0111 1000 1001	AN9 A A A A A A A A A D D D D D	AN8 A A A A A A A A A A D D D D	Port C AN7 A A A A A A A A A D D D	AN6 A A A A A A A A A A A D	AN5 A A A A A A A A A A A A A	AN4 A A A A A A A A A A A A	A A A A A A A A A A A	A A A A A A A A A A	A A A A A A A A A A	A A A A A A A A A A		
bit 3:0	PCFG3 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010	AN9 A A A A A A A A A A D D D D D D D D D	AN8 AN8 A A A A A A A A A D D D D D D	Port C AN7 A A A A A A A A A C D D D D	AN6 A A A A A A A A A A D D	AN5 A A A A A A A A A A A A A D	AN4 A A A A A A A A A A A A A	A A A A A A A A A A A	A A A A A A A A A A A	A A A A A A A A A A A	A A A A A A A A A A		
bit 3:0	PCFG3 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1010	AN9 A A A A A A A A A A D D D D D D D D D	AVB AN8 A A A A A A A A A D D D D D D D D	Port C AN7 A A A A A A A A A A D D D D D D	AN6 A A A A A A A A A A A A C D C D	AN5 A A A A A A A A A A A A A C D D	AN4 A A A A A A A A A A A A A A C	A A A A A A A A A A A A	A A A A A A A A A A A A A	A A A A A A A A A A A A A	A A A A A A A A A A A A		
bit 3:0	PCFG3 0000 0001 0010 0011 0100 0111 1000 1001 1011 1010 1011 1100	AN9 A A A A A A A A A A D D D D D D D D D	AN8 AN8 A A A A A A A A A D D D D D D	Port C AN7 A A A A A A A A A D D D D D D D	AN6 A A A A A A A A A A A C D C D C	AN5 A A A A A A A A A A A A A D	AN4 A A A A A A A A A A A A A D D	A A A A A A A A A A A A A D	A A A A A A A A A A A	A A A A A A A A A A A A A A	A A A A A A A A A A A A A		
bit 3:0	PCFG3 0000 0001 0010 0011 0100 0111 0100 0111 1000 1001 1011 1100 1101	AN9 A A A A A A A A A D D D D D D D D D D	ANB ANB A A A A A A A A A D D D D D D D D D D	Port C AN7 A A A A A A A A A D D D D D D D D D	AN6 A A A A A A A A A A A A C D D D D D D	Attion bi AN5 A A A A A A A A A A A A D D D D D D	AN4 A A A A A A A A A A A A A A D D D	A A A A A A A A A A A A A D D	A A A A A A A A A A A A A A D	A A A A A A A A A A A A A A	A A A A A A A A A A A A A A A		
bit 3:0	PCFG3 0000 0001 0010 0011 0100 0111 1000 1001 1011 1010 1011 1100	AN9 A A A A A A A A A D D D D D D D D D D	ANS ANS A A A A A A A A A D D D D D D D D D D	Port C AN7 A A A A A A A A A D D D D D D D	AN6 A A A A A A A A A A A C D C D C	Attion bi AN5 A A A A A A A A A A A A D D D D	AN4 A A A A A A A A A A A A C D	A A A A A A A A A A A A A D	A A	A A A A A A A A A A A A A A	A A A A A A A A A A A A A		

FIGURE 12-1: CONFIGURATION WORD

CP1	CP0	BORV1	BORV0	CP1	CP0	-	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	Register:	CONFIG
oit13	12	11	10	9	8	7	6	5	4	3	2	1	bit0	Address	2007h
oit 9-8 oit 5-4	3: · · · 4: · · ((-10: I (I1 = Vвс I0 = Vвс D1 = Vвс	gram m 0h-0FFI 0h-0FFI 0h-0FFI BORV0 DR set to DR set to DR set to	emory Fh coo Fh coo Fh coo 2.5V 2.5V 2.7V 4.2V	code p le prote le prote le prote	cted cted cted cted	on off oltage bit	_S (3)							
oit 7:)0 = Vвс Jnimple			d as '1'										
oit 6:	ļ	BODEN: I = Brow) = Brow	Brown- n-out R	out Re eset e	eset En nabled	able bi	t (1)								
bit 3:	-	PWRTE : I = PWR) = PWR	RT disab	led	ner Ena	ble bit	(1)								
bit 2:	-	WDTE : V I = WDT) = WDT	enable	d	er Enat	ole bit									
bit 1-(FOSC1:I I1 = RC I0 = HS D1 = XT (D0 = LP (oscillato oscillato oscillato	or or or	ator Se	lection	bits								
Note	2: / 3: -	Ensure to All of the These ar	he Powe CP1:Cl re the m	er-up T P0 pai inimur	imer is rs have n trip p	enable to be pints fo	ed anytim given the	e Brov same	wn-out value	Reset is to enable	enabled the cod	l. le protect	tion scher	ne value of b ne listed. Selection of a	

12.2 Oscillator Configurations

12.2.1 OSCILLATOR TYPES

The PIC16C77X can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

12.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 12-2). The PIC16C77X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

A difference from the other mid-range devices may be noted in that the device can be driven from an external clock only when configured in HS mode (Figure 12-3).

12.10.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 12.13 for details on SLEEP mode.

12.10.2 TMR0 INTERRUPT

An overflow (FFh \circ 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 4.0)

12.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 3.2)

12.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, i.e., W register and STATUS register. This will have to be implemented in software.

Example 12-1 stores and restores the W and STATUS registers. The register, W_TEMP, must be defined in each bank and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1).

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Stores the PCLATH register.
- d) Executes the interrupt service routine code (User-generated).
- e) Restores the STATUS register (and bank select bit).
- f) Restores the W and PCLATH registers.

EXAMPLE 12-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

MOVWF	W_TEMP	;Copy W to TEMP register, could be bank one or zero
SWAPF	STATUS,W	;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS_TEMI	P ;Save status to bank zero STATUS_TEMP register
MOVF	PCLATH, W	;Only required if using pages 1, 2 and/or 3
MOVWF	PCLATH_TEM	P ;Save PCLATH into W
CLRF	PCLATH	;Page zero, regardless of current page
BCF	STATUS, IRP	;Return to Bank O
MOVF	FSR, W	;Copy FSR to W
MOVWF	FSR_TEMP	;Copy FSR from W to FSR_TEMP
:		
:(ISR)		
:		
MOVF	PCLATH_TEMP	, W ;Restore PCLATH
MOVWF	PCLATH	;Move W into PCLATH
SWAPF	STATUS_TEMP	,W ;Swap STATUS_TEMP register into W
	;(se	ts bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

15.5 AC Characteristics: PIC16C77X (Commercial, Industrial)

15.5.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:




FIGURE 15-3: LOAD CONDITIONS




FIGURE 15-12: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 15-13 CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Parameter No.	Sym	Characteristic	$\overline{)}$	/ /		Min	Typ†	Мах	Units	Conditions
50*	TcçL	CCP1 and CCP2	No Prescaler			0.5TCY + 20	_	_	ns	
		input low time	With Prescaler		PIC16 C 77X	10	_	-	ns	
					PIC16 LC 77X	20	—		ns	
51*	TCCH	CCP1 and CCP2 input high time	No Prescaler			0.5TCY + 20	—		ns	
			With Prescaler		PIC16 C 77X	10	—		ns	
					PIC16 LC 77X	20	_	-	ns	
52*	TccP	CCP1 and CCP2 input period				<u>3Tcy + 40</u> N		Ι	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 and CCP2 output fall time			PIC16 C 77X	_	10	25	ns	
				PIC16 LC 77X	—	25	45	ns		
54*	TccF	TccF CCP1 and CCP2 output fall time			PIC16 C 77X	—	10	25	ns	
					PIC16 LC 77X	_	25	45	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



Microcontroller Core Features:

- High-performance RISC CPU
- · Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 4K x 14 words of Program Memory, 256 x 8 bytes of Data Memory (RAM)
- Interrupt capability (up to 14 internal/external interrupt sources)
- Eight level deep hardware stack
- Direct, indirect, and relative addressing modes
- · Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- · Power saving SLEEP mode
- · Selectable oscillator options
- Low-power, high-speed CMOS EPROM technology
- Fully static design
- In-Circuit Serial Programming ¥ (ISCP
- Wide operating voltage range: 2.5V to 5.5V
- High Sink/Source Current 25/25 mA
- · Commercial and Industrial temperature ranges
- Low-power consumption:
 - < 2 mA @ 5V, 4 MHz
 - 22.5 FA typical @ 3V, 32 kHz
 - < 1 RA typical standby current

Pin Diagram

Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period