



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	1936
Total RAM Bits	94208
Number of I/O	160
Number of Gates	139000
Voltage - Supply	2.3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 105°C (TJ)
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfx125eb-04fn256i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

ispXPGA Family Overview

The ispXPGA family of devices provides the ideal vehicle for the creation of high-performance logic designs that are both non-volatile and infinitely re-programmable. Other FPGA solutions force a compromise, being either re-programmable or non-volatile. This family couples this capability with a mainstream architecture containing the features required for today's system-level design.

The ispXPGA family is available in two options. The standard device supports sysHSI capability for ultra fast serial communications while the lower-cost "E-Series" supports the same high-performance FPGA fabric without the sys-HSI Block.

Electrically Erasable CMOS (E²CMOS) memory cells provide the ispXPGA family with non-volatile capability. These allow logic to be functional microseconds after power is applied, allowing easy interfacing in many applications. This capability also means that expensive external configuration memories are not required and that designs can be secured from unauthorized read back. Internal SRAM cells allow the device to be infinitely reconfigured if desired. Both the SRAM and E²CMOS cells can be programmed and verified through the IEEE 1532 industry standard. Additionally, the SRAM cells can be configured and read-back through the sysCONFIGTM peripheral port.

The family spans the density and I/O range required for the majority of today's logic designs, 139K to 1.25M functional gates and 160 to 496 I/O. The devices are available for operation from 1.8V, 2.5V, and 3.3V power supplies, providing easy integration into the overall system.

System-level design needs are met through the incorporation of sysMEM dual-port memory blocks, sysIO advanced I/O support, and sysCLOCK Phase Locked Loops (PLLs). High-speed serial communications are supported through multiple sysHSI blocks, which provide clock data recovery (CDR) and serialization/de-serialization (SERDES).

The ispLEVER[™] design tool from Lattice allows easy implementation of designs using the ispXPGA product. Synthesis library support is available for major logic synthesis tools. The ispLEVER tool takes the output from these common synthesis packages and place and routes the design in the ispXPGA product. The tool supports floor planning and the management of other constraints within the device. The tool also provides outputs to common timing analysis tools for timing analysis.

To increase designer productivity, Lattice provides a variety of pre-designed modules referred to as IP cores for the ispXPGA product. These IP cores allow designers to concentrate on the unique portions of their design while using pre-designed blocks to implement standard functions such as bus interfaces, standard communication interfaces, and memory controllers.

Through the use of advanced technology and innovative architecture the ispXPGA FPGA devices provide designers with excellent speed performance. Although design dependent, many typical designs can run at over 150MHz. Certain designs can run at over 300MHz. Table 2 details the performance of several building blocks commonly used by logic designers.

Function	Performance
8:1 Asynch MUX	150 MHz
1:32 Asynch Demultiplexer	125 MHz
8 x 8 2-LL Pipelined Multiplier	225 MHz
32-bit Up/Down Counter	290 MHz
32-bit Shift Register	360 MHz

Table 2. ispXPGA Speed Performance for Typical Building Blocks

Figure 1. ispXPGA Block Diagram



Programmable Function Unit

The Programmable Function Unit (PFU) is the basic building block of the ispXPGA architecture. The PFUs are arranged in rows and columns in the device with PFU (1,1) referring to (row 1, column 1). Each PFU consists of four Configurable Logic Elements (CLEs), four Configurable Sequential Elements (CSEs), and a Wide Logic Generator (WLG). By utilizing these components, the PFU can implement a variety of functions. Table 3 lists some of the function capabilities of the PFU.

There are 57 inputs to each PFU and nine outputs. The PFU uses 20 inputs for logic, and 37 inputs drive the control logic from which six control signals are derived for the PFU.

Table 3. Function Capability of ispXPGA PFU

~

Eunstian	Canability
Function	Capability
Look-up table	LUT-4, LUT-5, LUT-6
Wide logic functions	Up to 20 input logic functions
Multiplexing	2:1, 4:1, 8:1
Arithmetic logic	Dedicated carry chain and booth multiplication logic
Single-port RAM	16X1, 16X2, 16X4, 32X1, 32X2, 64X1
Double-port RAM	16X1, 16X2, 32X1
Shift register	8-bit shift registers (up to 32-bit shift capability)

Lattice Semiconductor

Figure 4. LUT in Shift Register Mode



Carry Chain Generator

The Carry Chain Generator is useful for implementing high-speed arithmetic functions. The CCG consists of a twoinput XOR gate whose carryout can be cascaded with the input of the adjacent CCG. As shown in Figure 5, the carryin signal feeds CLE3 of the PFU and is propagated through CLE2 and CLE1 before reaching CLE0. The sum output of the CCG can be fed to the CSE through the WLG. The carryout must propagate to CLE0 for use outside the PFU. The carryout from the PFU can feed the W0 input of CSE0. The CCG also helps to effectively implement wider functions by using its logic elements to expand the capabilities of the LUT-4.



Wide Logic Generator

The WLG contains the logic necessary to implement wide gate functions. This is made up of a set of multiplexers that are located between the CLE and the CSE. The WLG helps in enhancing the wide gating capability of the PFU. The outputs of each CLE can be cascaded in the WLG to build wide gating functions. Wide multiplexing functions are also possible with a similar use of the WLG. Figure 6 illustrates the WLG.

Lattice Semiconductor

Figure 10. ispXPGA PIC



Programmable Input/Output

The PIO is the building block of a PIC. The PIO has a total of 11 inputs and five outputs. Nine of the 11 inputs are generated from routing. The inputs from routing are the PIO Input (IN), Feed-Thru (FT), Clock (CLK), Input Clock Enable (ICE), Input Set/Reset (ISR), Output Clock Enable (OCEN), Output Set/Reset (OSR), PIO Output Enable (OEN), and PIO Input Enable (IEN). The remaining inputs are the sysIO input buffer signal and the Global Set/ Reset signal. Three of the five outputs (OUT0, OUT1, and OE) feed routing. The last two outputs feed the sysIO buffer directly as the output and output enable of the sysIO output buffer.

PIOs associated with sysHSI blocks contain two additional inputs and outputs to support the sysHSI block. The two inputs come from the sysHSI block associated with the PIO, and the two outputs feed the sysHSI block. One of the inputs routes directly through the PIO to routing, while the other is multiplexed with the Feed-Thru, register bypass, and Q output of the register to form the OUT1 output of the PIO. The outputs to the sysHSI block are the same signals as the outputs which feed the sysIO buffers (sysIO Output and sysIO Output Enable).

Each PIO has an input register, an output register, and an output enable register as shown in Figure 11. The input register path of the PIO has a 'delay' option, which slows the data-flow. A two-input OR function of the Global Set/ Reset (GSR) and Set/Reset (ISR or OSR) signals creates the set/reset term for the respective registers. Each PIO has two pairs of set/reset and clock enable signals. One is exclusive to the input register, whereas the other is common for both the output and output enable registers. The clock (CLK) is common to all registers in a PIO, and the polarity of the clock is controllable. The input, output, and the output enable registers can be configured as a latch or D-type flip-flop. Each PIO is capable of generating an output enable signal, which in turn becomes a PIC output.

Memory

The ispXPGA architecture provides a large amount of resources for memory intensive applications. Embedded Block RAMs (EBRs) are available to complement the Distributed Memory that is configured in the PFUs (see Look-Up Table -Distributed Memory Mode in the PFU section above). Each memory element can be configured as RAM or ROM. Additionally, the internal logic of the device can be used to configure the memory elements as FIFO and other storage types. These EBRs are referred to as sysMEM blocks. Refer to Table 1 for memory resources per device.

sysMEM Blocks

The sysMEM blocks are organized in columns distributed throughout the device. Each EBR contains 4.6K bits of dual-port RAM with dedicated control, address, and data lines for each port. Each column of sysMEM blocks has dedicated address and control lines that can be used by each block separately or cascaded to form larger memory elements. The memory cells are symmetrical and contain two sets of identical control signals. Each port has a read/write clock, clock enable, write enable, and output enable. Figure 12 illustrates the sysMEM block.

The ispXPGA memory block can operate as single-port or dual-port RAM. Supported configurations are:

- 512 x 9 bits single-port
- 256 x 18 bits single-port
- 512 x 9 bits dual-port
- t (16 bits data / 2 bits parity) (8 bits data / 1 bit parity)
- 256 x18 bits dual-port
- (16 bits data / 2 bits parity)

(8 bits data / 1 bit parity)

The data widths of "9" and "18" are ideal for applications where parity is necessary. This allows 9 data bits, 8 data bits plus a parity bit, 18 data bits, or 16 data bits plus two parity bits. The logic for generating and checking the parity must be customized separately.

Figure 12. sysMEM Block Diagram



Read and Write Operations

The ispXPGA EBR has fully synchronous read and write operations as well as an asynchronous read operation. These operations allow several different types of memory to be implemented in the device.

Synchronous Read: The Clock Enable (\overline{CE}) and Write Enable (WE) signals control the synchronous read operation. When the \overline{CE} signal is low, the clock is enabled. When the WE signal is low the read operation begins. Once the address (ADDR) is present, a rising clock edge (or falling edge depending on polarity) causes the stored data to be available on the DATA port. Figure 13 illustrates the synchronous read timing.

Figure 23. LVPECL Driver with Three Resistor Pack



ispXPGA 125B/C & ispXPGA 125EB/EC External Switching Characteristics

			-!	5 ¹		4		3	
Parameter	Description	Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{CO}	Global Clock Input to Output	PIO Output Register	_	5.3	L	5.7		6.6	ns
t _S	Global Clock Input Setup	PIO Input Register without input delay	-1.9	1	-1.8		-1.5	_	ns
t _H	Global Clock Input Hold	PIO Input Register without input delay	2.7	1	2.9	_	3.3	_	ns
t _{SINDLY}	Global Clock Input Setup	PIO Input Register with input delay	3.1		3.3	_	3.8	—	ns
t _{HINDLY}	Global Clock Input Hold	PIO Input Register with input delay	0.0	-	0.0		0.0	—	
t _{COPLL}	Global Clock Input to Output	PIO Output Register using PLL without delay		3.6	_	3.9	_	4.5	ns
t _{SPLL}	Global Clock Input Setup	PIO Input Register without input delay using PLL without delay	0	—	0.1	_	0.3	_	ns
t _{HPLL}	Global Clock Input Hold	PIO Input <mark>Register without in</mark> put delay usin <mark>g</mark> PLL without delay	0.9	—	1.0	_	1.2	_	ns
t _{SINDLYPLL}	Global Clock Input Setup	PIO Input Register with input delay using PLL without delay	5.1	—	5.5	_	6.3	_	ns
t _{HINDLYPLL}	Global Clock Input Hold	PIO Input Register with input delay using PLL without delay	-3.0		-2.8		-2.4	_	ns

1. Only available for ispXPGA 125B and ispXPGA 125EB (2.5V/3.3V) devices.

Timing v.0.3

ispXPGA 125B/C & ispXPGA 125EB/EC PFU Timing Parameters

		-5 ¹ -4		-3				
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
Functional D	elays							
LUTs								
t _{LUT4}	4-Input LUT Delay	—	0.41		0.44		0.51	ns
t _{LUT5}	5-Input LUT Delay	—	0.73		0.79	—	0.91	ns
t _{LUT6}	6-Input LUT Delay	_	0.86	/ - \	0.93	—	1.07	ns
Shift Regis	ter (LUT)							
t _{LSR_S}	Shift Register Setup Time	-0.64		-0. <mark>62</mark>	—	-0.53		ns
t _{LSR_H}	Shift Register Hold Time	0.61		0.63	_	0.72	–	ns
t _{LSR_CO}	Shift Register Clock to Output Delay		0.70		0.75	_	0.86	ns
Arithmetic Functions								
t _{LCTHRUR}	MC (Macro Cell) Carry In to MC Carry Out Delay (Ripple)		0.08	-	0.09		0.10	ns
t _{LCTHRUL} ²	MC Carry In to MC Carry Out Delay (Look Ahead)	_	0.05	_	0.05		0.06	ns
t _{LSTHRU}	MC Sum In to MC Sum Out Delay	-	0.42		0.45	—	0.52	ns
t _{LSINCOUT}	MC Sum In to MC Carry Out Delay	—	0.29	-	0.31	—	0.36	ns
t _{LCINSOUTR}	MC Carry In to MC Sum Out Delay (Ripple)	—	0.36		0.39		0.45	ns
t _{LCINSOUTL}	MC Carry In to MC Sum Out Delay (Look Ahead)		0.26		0.28		0.32	ns
Feed-thru								
t _{LFT}	PFU Feed-Thru Delay	—	0.15	—	0.16		0.18	ns
Distributed	RAM							
t _{LRAM_CO}	Clock to RAM Output		1.24	—	1.33	—	1.53	ns
t _{LRAMAD_S}	Address Setup Time	-0.41	_	-0.40	_	-0.34	_	ns
t _{LRAMD_S}	Data Setup Time	0.21	_	0.22	_	0.25	_	ns
t _{LRAMWE_S}	Write Enable Setup Time	0.45	_	0.46	_	0.53	_	ns
t _{LRAMAD_H}	Address Hold Time	0.58	_	0.60	_	0.69	_	ns
t _{LRAMD_H}	Data Hold Time	0.11	_	0.11	_	0.13	_	ns
t _{LRAMWE_H}	Write Enable Hold Time	0.12	—	0.12	—	0.14	—	ns
t _{LRAMCPW}	Clock Pulse Width (High or Low)	2.91	—	3.00	—	3.45	—	ns
t _{LRAMADO}	Address to Output Delay	—	0.86		0.93	—	1.07	ns
Register/Lat	ch Delays							
Registers								
^t ∟_co	Register Clock to Output Delay	_	0.58		0.62	_	0.71	ns
t _{L_S}	Register Setup Time (Data before Clock)	0.14		0.14		0.16		ns
t _{L_H}	Register Hold Time (Data after Clock)	-0.12	_	-0.12	_	-0.10	_	ns
t _{LCE_S}	Register Clock Enable Setup Time	-0.11	_	-0.11	_	-0.09		ns
t _{LCE_H}	Register Clock Enable Hold Time	0.11		0.11		0.13		ns
Latches								
t _{L_GO}	Latch Gate to Output Delay	_	0.09		0.10	—	0.12	ns
t _{LL_S}	Latch Setup Time	0.14		0.14		0.16		ns
t _{LL_H}	Latch Hold Time	-0.12	_	-0.12	_	-0.10	_	ns
t _{LLPD}	Latch Propagation Delay (Transparent Mode)	—	0.09	—	0.10		0.12	ns

ispXPGA 500B/C & ispXPGA 500EB/EC PFU Timing Parameters

		-5 ¹ -4 -3						
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
Functional D	elays	•	•					
LUTs								
t _{LUT4}	4-Input LUT Delay		0.41	-	0.44	G	0.51	ns
t _{LUT5}	5-Input LUT Delay		0.73		0.79	—	0.91	ns
t _{LUT6}	6-Input LUT Delay		0.86		0.93	—	1.07	ns
Shift Regis	ter (LUT)							
t _{LSR_S}	Shift Register Setup Time	-0.64		-0. <mark>62</mark>	—	-0.53		ns
t _{LSR_H}	Shift Register Hold Time	0.61		0.63	-	0.72	–	ns
t _{LSR_CO}	Shift Register Clock to Output Delay		0.70	—	0.75	-	0.86	ns
Arithmetic	Functions							
t _{LCTHRUR}	MC (Macro Cell) Carry In to MC Carry Out Delay (Ripple)		0.08	-	0.09	-	0.10	ns
t _{LCTHRUL} ²	MC Carry In to MC Carry Out Delay (Look Ahead)	_	0.05		0.05	Y	0.06	ns
t _{LSTHRU}	MC Sum In to MC Sum Out Delay	-	0.42		0.45	—	0.52	ns
t _{LSINCOUT}	MC Sum In to MC Carry Out Delay	—	0.29	-	0.31	—	0.36	ns
t _{LCINSOUTR}	MC Carry In to MC Sum Out Delay (Ripple)	—	0.36		0.39	—	0.45	ns
t _{LCINSOUTL}	MC Carry In to MC Sum Out Delay (Look Ahead)		0.26		0.28	—	0.32	ns
Feed-thru								
t _{LFT}	PFU Feed-Thru Delay	—	0.15	—	0.16	—	0.18	ns
Distributed	RAM							
t _{LRAM_CO}	Clock to RAM Output		1.24	—	1.33	—	1.53	ns
t _{LRAMAD_S}	Address Setup Time	-0.41	—	-0.40	_	-0.34	_	ns
t _{LRAMD_S}	Data Setup Time	0.21	—	0.22	_	0.25	_	ns
t _{LRAMWE_S}	Write Enable Setup Time	0.45		0.46		0.53		ns
t _{LRAMAD_H}	Address Hold Time	0.58	—	0.60	_	0.69	_	ns
t _{LRAMD_H}	Data Hold Time	0.11	—	0.11	_	0.13	_	ns
t _{LRAMWE} H	Write Enable Hold Time	0.12		0.12		0.14		ns
t _{LRAMCPW}	Clock Pulse Width (High or Low)	2.91	—	3.00	_	3.45	_	ns
t _{LRAMADO}	Address to Output Delay	—	0.86	_	0.93	—	1.07	ns
Register/Lat	ch Delays							
Registers								
t∟_co	Register Clock to Output Delay	—	0.58	—	0.62	—	0.71	ns
t _{L_S}	Register Setup Time (Data before Clock)	0.14	—	0.14	_	0.16	_	ns
t _{L_H}	Register Hold Time (Data after Clock)	-0.12	—	-0.12	_	-0.10	_	ns
t _{LCE_S}	Register Clock Enable Setup Time	-0.11	—	-0.11	—	-0.09	—	ns
t _{LCE_H}	Register Clock Enable Hold Time	0.11	—	0.11	_	0.13	_	ns
Latches								
t _{L_GO}	Latch Gate to Output Delay		0.09		0.10		0.12	ns
t _{LL_S}	Latch Setup Time	0.14	—	0.14	—	0.16	—	ns
t _{LL_H}	Latch Hold Time	-0.12	—	-0.12	_	-0.10	—	ns
t _{LLPD}	Latch Propagation Delay (Transparent Mode)	_	0.09	_	0.10		0.12	ns

ispXPGA 1200B/C & ispXPGA 1200EB/EC Timing Adders (Cont.)

		Base		5 ¹	-4		-3		
Parameter	Description	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
LVCMOS_33_4mA_out	Using 3.3V CMOS Standard, 4mA Drive	t _{IOBUF} , t _{IOEN} , t _{IODIS}	—	1.0	—	1.0		1.0	ns
LVCMOS_33_5.33mA_out	Using 3.3V CMOS Standard, 5.33mA Drive	t _{IOBUF,} t _{IOEN,} t _{IODIS}	_	1.0		1.0		1.0	ns
LVCMOS_33_8mA_out	Using 3.3V CMOS Standard, 8mA Drive	t _{IOBUF,} t _{IOEN,} t _{IODIS}	_	0.7		0.7		0.7	ns
LVCMOS_33_12mA_out	Using 3.3V CMOS Standard, 12mA Drive	t _{IOBUF,} t _{IOEN,} t _{IODIS}	_	0.5		0.5	_	0.5	ns
LVCMOS_33_16mA_out	Using 3.3V CMOS Standard, 16mA Drive	t _{IOBUF,} t _{IOEN,} t _{IODIS}		0.5		0.5		0.5	ns
LVCMOS_33_24mA_out	Using 3.3V CMOS Standard, 24mA Drive	t _{IOBUF} , t _{IOEN} , t _{IODIS}	-	0.5		0.5		0.5	ns
AGP_1X_out	Using AGP 1x Standard	tiobur, tioen,	-	0.5	-	0.5		0.5	ns
CTT25_out	Using CTT 2.5V	t _{IOBUF} , t _{IOEN} , t _{IODIS}	_	0.5	—	0.5		0.5	ns
CTT33_out	Using CTT 3.3V	^t IOBUF, ^t IOEN, ^t IODIS	_	0.5		0.5	—	0.5	ns
GTL+_out	Using GTL+	t _{IOBUF} , t _{IOEN} , t _{IODIS}	-	0.5		0.5	—	0.5	ns
HSTL_I_out	Using HSTL 2.5V, Class I	t _{IOBUF} , t _{IOEN} , t _{IODIS}		0.5	_	0.5	—	0.5	ns
HSTL_III_out	Using HSTL 2.5V, Class III	t _{IOBUF} , t _{IOEN} , t _{IODIS}	-	0.5	—	0.5	—	0.5	ns
LVDS_out	Using Low Voltage Differen- tial Signaling (LVDS)	t _{IOBUF} , t _{IOEN} , t _{IODIS}	-	1.0	—	1.0	—	1.0	ns
BLVDS_out	Using Bus Low Voltage Differ- ential Signaling (BLVDS)	t _{IOBUF} , t _{IOEN} , t _{IODIS}	_	1.0	—	1.0	—	1.0	ns
LVPECL_out	Using Low Voltage PECL	^t IOBUF, ^t IOEN, tIODIS	—	1.0	—	1.0	—	1.0	ns
PCI_out	Using PCI Standard	t _{IOBUF} , t _{IOEN} , t _{IODIS}	—	0.5	—	0.5	—	0.5	ns
SSTL2_I_out	Using SSTL 2.5V, Class I	t _{IOBUF} , t _{IOEN} , t _{IODIS}	—	0.5	—	0.5	—	0.5	ns
SSTL2_II_out	Using SSTL 2.5V, Class II	t _{IOBUF} , t _{IOEN} , t _{IODIS}	—	0.5	—	0.5	—	0.5	ns
SSTL3_I_out	Using SSTL 3.3V, Class I	t _{IOBUF} , t _{IOEN} , t _{IODIS}	—	0.5		0.5	—	0.5	ns
SSTL3_II_out	Using SSTL 3.3V, Class II	t _{IOBUF} , t _{IOEN} , t _{IODIS}		0.5		0.5	_	0.5	ns

1. Only available for ispXPGA 1200B and ispXPGA 1200EB (2.5V/3.3V) devices.

Timing v.2.1

sysHSI Block Timing

Figure 24 provides a graphical representation of the SERDES receiver input requirements. It provides guidance on a number of input parameters, including signal amplitude and rise time limits, noise and jitter limits, and P and N input skew tolerance.

Figure 24. Receive Data Eye Diagram Template (Differential)



The data pattern eye opening at the receive end of a link is considered the ultimate measure of received signal quality. Almost all detrimental characteristics of a transmit signal and the interconnection link design result in eye closure. This combined with the eye-opening limitations of the line receiver can provide a good indication of a link's ability to transfer error-free data.

Signal jitter is of special interest to system designers. It is often the primary limiting characteristic of long digital links and of systems with high noise level environments. An interesting characteristic of the clock and data recovery (CDR) portion of the ispXPGA SERDES receiver is its ability to filter incoming signal jitter that is below the clock recovery PLL bandwidth. For signals with high levels of low frequency jitter, the receiver can detect incoming data error free, with eye openings significantly less than that shown in Figure 24.

ispXP sysCONFIG Port Timing Specifications

Symbol	Timing Parameter	Min.	Тур.	Max.	Units
sysCONFIG Write Cyc	le Timing		•		
t _{SUCS}	Input setup time of CS to CCLK rise	10	—	—	ns
t _{HCS}	Hold time of CS to CCLK Rise	0			ns
t _{SUWD}	Input setup time of write data to CCLK rise	12			ns
t _{HWD}	Hold time of write data to CCLK rise	0		-	ns
t _{PRGM}	Low time to reset device SRAM	5		50	ns
t _{WINIT}	INIT pulse width		-	5	ms
t _{IODISS}	User I/O disable	-	-	30	ns
t _{IOENSS}	User I/O enable	- 1	—	30	ns
t _{WH}	Write clock High pulse width	12	—		ns
t _{WL}	Write clock Low pulse width	12	-		ns
f _{MAXW}	Write f _{MAX}	—		33	MHz
sysCONFIG Read Cyc	le Timing				
t _{HREAD}	Hold time of READ to CCLK rise	0			ns
t _{SUREAD}	Input setup time of READ High to CCLK rise	30	_	_	ns
t _{RH}	READ clock high pulse width	12	-	—	ns
t _{RL}	READ clock low pulse width	15		—	ns
f _{MAXR}	Read f _{MAX}		-	33	MHz
t _{CORD}	Clock to out for read data	-	—	25	ns
Boundary Scar	n Timina 🔪 📃 💦 🥂				

Boundary Scan Timing

Parameter	Description	Min.	Max.	Units
t _{BTCP}	TCK [BSCAN] Clock Pulse Width	40	—	ns
t _{BTCPH}	TCK [BSCAN] Clock Pulse Width High	20	—	ns
t _{BTCPL}	TCK [BSCAN] Clock Pulse Width Low	20		ns
t _{BTS}	TCK [BSCAN] Setup Time	8		ns
t _{BTH}	TCK [BSCAN] Hold Time	10		ns
t _{BTRF}	TCK [BSCAN] Rise/Fall Time	50		mV/ns
t _{втсо}	TAP Controller Falling Edge of Clock to Valid Output	-	18	ns
t _{BTCODIS}	TAP Controller Falling Edge of Clock to Valid Disable	-	18	ns
t _{BTCOEN}	TAP Controller Falling Edge of Clock to Valid Enable	-	18	ns
t _{BTCRS}	BSCAN Test Capture Register Setup Time	8	—	ns
^t втсян	BSCAN Test Capture Register Hold Time	25	—	ns
tвитсо	BSCAN Test Update Register, Falling Edge of Clock to Valid Output	-	45	ns
t _{BTUODIS}	BSCAN Test Update Register, Falling Edge of Clock to Valid Disable		20	ns
t _{BTUPOEN}	BSCAN Test Update Register, Falling Edge of Clock to Valid Enable	_	20	ns

Switching Test Conditions

Figure 25 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 7.

Figure 25. Output Test Load, LVTTL and LVCMOS Standards



*CL includes test fixture and probe capacitance.

Table 7. Text Fixture Required Components

Test Condition	R ₁	R ₂	CL	Timing Reference	vcco
				LVCMOS $3.3 = V_{CCO}/2$	LVCMOS 3.3 = 3.0V
LVCMOS I/O, (L -> H, H -> L)	106	106	35pF	LVCMOS 2.5 = V _{CCO} /2	LVCMOS 2.5 = 2.3V
				LVCMOS 1.8 = V _{CCO} /2	LVCMOS 1.8 = 1.65V
Default LVCMOS 1.8 I/O (Z -> H)	×	106	35pF	0.9V	1.65V
Default LVCMOS 1.8 I/O (Z -> L)	106	×	35pF	0.9V	1.65V
Default LVCMOS 1.8 I/O (H -> Z)	×	106	5pF	V _{OH} - 0.3	1.65V
Default LVCMOS 1.8 I/O (L-> Z)	106	×	5pF	V _{OL} + 0.3	1.65V

Note: Output test conditions for all other interfaces are determined by the respective standards.

Signal Descriptions¹

Signal Name	Signal Type	Description
General Purpose		
BKy_IOx ^{1,2}	Input/Output	General purpose I/O number x in I/O Bank y
GCLKn/In ⁷	Input	Global clock/input ⁸
GSR	Input	Global Set/Reset
NC		No Connect
GND	GND	Ground
V _{CC}	VCC	Core logic power supply
V _{CCJ}	VCC	IEEE 1149.1 TAP power supply
V _{CCOy} ²	VCC	I/O Bank y power supply
V _{REFy} ²	Input	I/O Bank y reference voltage
D _{XN,} D _{XP}	Output	Temperature Sensing Diodes, provide a differential voltage, which corresponds to the temperature of the device.
Test and Program/Configuration		
TMS	Input	Test Mode Select
тск	Input	Test Clock
TDI	Input	Test Data In
TDO	Output	Test Data Out
TOE	Input	Test Output Enable tri-states all I/O pins when driven low
CFG0	Input	Selects the SRAM memory configuration type (Peripheral or E ² CMOS Refresh)
PROGRAMb	Input	Initiates download from E ² CMOS or the peripheral port to SRAM memory (active low)
DONE	Bi-directional	Indicates when configuration is complete
INITb	Bi-directional	Indicates the device is ready for programming (active low)
READ	Input	Selects the READ operation when in sysCONFIG mode
ССГК	Input	sysCONFIG Configuration Clock
CSb	In <mark>pu</mark> t	sysCONFIG Chip Select (active low)
DATA[0:7]	Bi-directional	sysCONFIG Peripheral Port Data I/O
sysCLOCK PLL ³		
PLL_FBKz	Input	Optional external feedback
PLL_RSTz	Input	Optional external M divider reset
CLK_OUTz	Internal Signal	Clock output (routable to any I/O)
PLL_LOCKz	Internal Signal	Lock output (routable to any I/O)
GND _{P0}	GND	Left side PLL Ground
GND _{P1}	GND	Right side PLL Ground
V _{CCP0}	VCC	Left side PLL power supply
V _{CCP1}	VCC	Right side PLL power supply
sysHSI Block ^{4, 5}		
HSI <i>m</i> A_SINP, HSI <i>m</i> B_SINP	Input	P-side of differential serial data input
HSI <i>m</i> A_SINN, HSI <i>m</i> B_SINN	Input	N-side of differential serial data input
HSI <i>m</i> A_SOUTP, HSI <i>m</i> B_SOUTP	Output	P-side of differential serial data output
HSI <i>m</i> A_SOUTN, HSI <i>m</i> B_SOUTN	Output	N-side of differential serial data output
HSI <i>m</i> A_SYDT, HSI <i>m</i> B_SYDT	Internal Signal	Symbol alignment detect
HSI <i>m</i> A_RECCLK, HSI <i>m</i> B_RECCLK	Internal Signal	Recovered clock

ispXPGA Power Supply and NC Connections¹

Signal	256-Ball fpBGA ³	516-Ball fpBGA ³
V _{CC}	C3, C14, D4, D13, E5, E12, F6, F11, L6, L11, M5, M12, N4, N13, P3, P14	A9, A22, D4, D27, J1, J30, L11, L12, L15, L16, L19, L20, M11, M20, R11, R20, T11, T20, W11, W20, Y11, Y12, Y15, Y16, Y19, Y20, AB1, AB30, AG4, AG27, AK9, AK22
V _{CCO0}	F5, G5	F4, J4, M4, N11, P4, P11
V _{CCO1}	K5, L5	U4, U11, V11, W4, AB4, AE4
V _{CCO2}	M6, M7	Y13, Y14, AG6, AG9, AG12, AG14
V _{CCO3}	M10, M11	Y17, Y18, AG17, AG19, AG22, AG25
V _{CCO4}	K12, L12	U20, U27, V20, W27, AB27, AE27
V _{CCO5}	G12, F12	F27, J27, M27, N20, P20, P27
V _{CCO6}	E10, E11	D17, D19, D22, D25, L17, L18
V _{CCO7}	E6, E7	D6, D9, D12, D14, L13, L14
V _{CCP}	H3, J15	R4, T30
V _{CCJ}	A2	C4
GND	A1, A16, B2, B15, F7, F8, F9, F10, G6, G7, G8, G9, G10, G11, H6, H7, H8, H9, H10, H11, J6, J7, J8, J9, J10, J11, K6, K7, K8, K9, K10, K11, L7, L8, L9, L10, R2, R15, T1, T16	A1, A30, B2, B29, C3, C28, M12, M13, M14, M15, M16, M17, M18, M19, N12, N13, N14, N15, N16, N17, N18, N19, P12, P13, P14, P15, P16, P17, P18, P19, R12, R13, R14, R15, R16, R17, R18, R19, T12, T13, T14, T15, T16, T17, T18, T19, U12, U13, U14, U15, U16, U17, U18, U19, V12, V13, V14, V15, V16, V17, V18, V19, W12, W13, W14, W15, W16, W17, W18, W19, AH3, AH28, AJ2, AJ29, AK1, AK30
GND _P	H15, J4	R29, T4
NC ²		LFX125: A10, A13, A16, A17, A24, A25, A26, A4, A5, A6, A7, AA1, AA2, AA28, AA29, AA3, AB28, AC1, AC28, AD1, AD27, AD4, AE28, AE29, AE3, AE30, AF27, AF28, AF29, AF3, AF4, AG1, AG10, AG11, AG15, AG2, AG20, AG23, AG24, AG29, AG3, AG8, AH1, AH15, AH19, AH2, AH20, AH23, AH24, AH30, AH7, AH8, AH9, AJ1, AJ12, AJ14, AJ15, AJ19, AJ20, AJ21, AJ23, AJ24, AJ25, AJ27, AJ30, AJ6, AJ7, AJ8, AK11, AK14, AK15, AK20, AK21, AK23, AK24, AK25, AK27, AK5, AK6, AK7, B10, B13, B16, B17, B18, B23, B24, B25, B5, B6, B7, C11, C13, C14, C16, C17, C22, C23, C24, C25, C6, C7, C8, D11, D16, D23, D24, D28, D29, D3, D7, D8, E30, E4, F1, F29, F30, G1, G2, G27, G28, G29, G30, H1, H2, H27, H28, H29, H30, J2, J28, J29, J3, K1, K2, K27, K28, K3, K4, L1, L2, L27, L3, L4, M1, M2, M29, M3, M30, V27, V28, V3, V4, W1, W30, Y1, Y27, Y28, Y3, Y30
5		LFX200: A26, A25, A24, A17, A10, A7, A6, A5, A4, B25, B24, B23, B17, B10, B7, B6, B5, C25, C24, C23, C22, C16, C11, C8, C7, C6, D24, D23, D16, D11, D8, D7, E30, F30, F29, F1, G30, G29, G28, G27, G2, G1, H30, H29, H28, H27, H2, H1, J29, J28, J3, J2, K28, K27, K4, K3, K2, K1, L27, L4, L3, L2, L1, M3, V28, V27, V4, V3, W30, W1, Y30, Y28, Y27, Y3, Y1, AA29, AA28, AA3, AA2, AA1, AD27, AD4, AE28, AE3, AF29, AF28, AF27, AF3, AG29, AG24, AG23, AG20, AG11, AG10, AG8, AG2, AG1, AH30, AH24, AH23, AH20, AH9, AH8, AH7, AH2, AH1, AJ30, AJ27, AJ25, AJ24, AJ23, AJ21, AJ15, AJ12, AJ8, AJ7, AJ6, AJ1, AK27, AK25, AK24, AK23, AK21, AK15, AK11, AK7, AK6, AK5

1. All grounds must be electrically connected at the board level.

2. NC pins should not be connected to any active signals, V_{CC} or GND.

3. Balls for GND, V_{CC} and V_{CCOx} are connected within the substrate to their respective common signals. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

ispXPGA Logic Signal Connections: 516-Ball fpBGA

		LFX500		LFX200			LFX125		
516-Ball BGA Ball	Signal Name	Second Function	LVDS Pair/ sysHSI Reserved ¹	Signal Name	Second Function	LVDS Pair/ sysHSI Reserved ¹	Signal Name	Second Function	LVDS Pair/ sysHSI Reserved ¹
E4	BK0_IO0	-	0P	BK0_IO0	-	0P/HSI0	NC	-	-
D3	BK0_IO1	-	0N	BK0_IO1	-	0N/HSI0	NC		-
E3	BK0_IO2	HSI0A_SOUTP	1P/HSI0	BK0_IO2	HSI0A_SOUTP	1P/HSI0	BK0_IO0	HSI0A_SOUTP	0P
-	GND (Bank 0)	-	-	GND (Bank 0)	-	-		-	-
F3	BK0_IO3	HSI0A_SOUTN	1N/HSI0	BK0_IO3	HSI0A_SOUTN	1N/HSI0	BK0_IO1	HSI0A_SOUTN	0N
C2	BK0_IO4	-	2P/HSI0	BK0_IO4	-	2P/HSI0	BK0_IO2	-	1P/HSI0
B1	BK0_IO5	-	2N/HSI0	BK0_IO5	-	2N/HSI0	BK0_IO3	-	1N/HSI0
G4	BK0_IO6	HSI0A_SINP	3P/HSI0	BK0_IO6	HSI0A_SINP	3P/ <mark>HSI</mark> 0	BK0_IO4	HSI0A_SINP	2P/HSI0
-	-	-	-	-	-		GND (Bank 0)		-
G3	BK0_IO7	HSI0A_SINN	3N/HSI0	BK0_IO7	HSI0A_SINN	3N/HSI0	BK0_IO5	HSIOA_SINN	2 <mark>N/H</mark> SI0
C1	BK0_IO8	-	4P/HSI0	BK0_IO8	-	4P/HSI0	BK0_IO6	-	3P/HSI0
D2	BK0_IO9	VREF0	4N/HSI0	BK0_IO9	VREF0	4N/HSI0	BK0_IO7	VREF0	3N/HSI0
H4	BK0_IO10	HSI0B_SOUTP	5P/HSI0	BK0_IO10	HSI0B_SOUTP	5P/HSI0	BK0_IO8	HSI0B_SOUTP	4P/HSI0
-	GND (Bank 0)	-	-	GND (Bank 0)		-	-		-
H3	BK0_IO11	HSI0B_SOUTN	5N/HSI0	BK0_IO11	HSIOB_SOUTN	5N/HSI0	BK0_IO9	HSIOB_SOUTN	4N/HSI0
D1	BK0_IO12	-	6P/HSI0	BK0_IO12		6P/HSI0	BK0_IO10	-	5P/HSI0
E1	BK0_IO13	-	6N/HSI0	BK0_IO13	-	6N/HSI0	BK0_IO11	-	5N/HSI0
E2	BK0_IO14	HSI0B_SINP	7P/HSI0	BK0_IO14	HSIOB_SINP	7P/HSI0	BK0_IO12	HSI0B_SINP	6P/HSI0
-	-	-	-	-	-	-	GND (Bank 0)	-	-
F2	BK0_IO15	HSI0B_SINN	7N/HSI0	BK0_IO15	HSIOB_SINN	7N/HSI0	BK0_IO13	HSI0B_SINN	6N/HSI0
G2	BK0_IO16	-	8P/HSI0	NC	-		NC	-	-
F1	BK0_IO17	-	8N/HSI0	NC	-		NC	-	-
J3	BK0_IO18	HSI1A_SOUTP	9P	NC		-	NC	-	-
-	GND (Bank 0)	-	-	-	-	-	-	-	-
К3	BK0_IO19	HSI1A_ <mark>SO</mark> UTN	9N	NC		-	NC	-	-
K4	BK0_IO20		10P	NC		-	NC	-	-
L4	BK0_IO21		10N	NC		-	NC	-	-
H2	BK0_IO22	HSI1A_SINP	11P	NC	-	-	NC	-	-
J2	BK0_IO23	HSI1A_SINN	11N	NC	-	-	NC	-	-
G1	BK0_IO24		12P	NC	-	-	NC	-	-
H1	BK0_1025		12N	NC	-	-	NC	-	-
L3	BK0_1026	HSI1B_SOUTP	13P	NC	-	-	NC	-	-
-	GND (Bank 0)	-	-	-	-	-	-	-	-
M3	BK0_1027	HSI1B_SOUTN	13N	NC	-	-	NC	-	-
K2	BK0_1028	-	14P	NC	-	-	NC	-	-
L2	BK0_IO29	-	14N	NC	-	-	NC	-	-
K1	BK0_IO30	HSI1B_SINP	15P	NC	-	-	NC	-	-
L1	BK0_IO31	HSI1B_SINN	15N	NC	-	-	NC	-	-
M2	BK0_IO32	-	16P	BK0_IO16	-	8P	NC	-	-
M1	BK0_IO33		16N	BK0_IO17	-	8N	NC	-	-
N3	BK0_IO34	PLL_FBK0	17P	BK0_IO18	PLL_FBK0	9P	BK0_IO14	PLL_FBK0	7P/HSI0
-	GND (Bank 0)	-	-	GND (Bank 0)	-	-	-	-	-
N4	BK0_IO35	PLL_RST1	17N	BK0_IO19	PLL_RST1	9N	BK0_IO15	PLL_RST1	7N/HSI0
N2	BK0_IO36	-	18P	BK0_IO20	-	10P	BK0_IO16	-	8P/HSI0
N1	BK0_IO37	PLL_FBK1	18N	BK0_IO21	PLL_FBK1	10N	BK0_IO17	PLL_FBK1	8N/HSI0
P1	BK0_IO38	PLL_RST0	19P	BK0_IO22	PLL_RST0	11P	BK0_IO18	PLL_RST0	9P
-		-	-	-	-	-	GND (Bank 0)	-	-
R1	BK0_IO39	-	19N	BK0_IO23	-	11N	BK0_IO19	-	9N
P3	BK0_IO40	CLK_OUT0	20P	BK0_IO24	CLK_OUT0	12P	BK0_IO20	CLK_OUT0	10P
-	GND (Bank 0)	-	-	-	-	-	-	-	-
P2	BK0_IO41	CLK_OUT1	20N	BK0_IO25	CLK_OUT1	12N	BK0_IO21	CLK_OUT1	10N

ispXPGA Logic Signal Connections: 516-Ball fpBGA (Cont.)

		LFX500		LFX200			LFX125		
516-Ball BGA Ball	Signal Name	Second Function	LVDS Pair/ sysHSI Reserved ¹	Signal Name	Second Function	LVDS Pair/ sysHSI Reserved ¹	Signal Name	Second Function	LVDS Pair/ sysHSI Reserved ¹
D21	BK6_IO20	-	136P	BK6_IO8	-	82P	BK6_IO8	-	70P
C21	BK6_IO21	VREF6	136N	BK6_IO9	VREF6	82N	BK6_IO9	VREF6	70N
B21	BK6_IO22	DATA5	137P	BK6_IO10	DATA5	83P	BK6_IO10	DATA5	71P
-	-	-	-	GND (Bank 6)	-	-			-
A21	BK6_IO23	DATA4	137N	BK6_IO11	DATA4	83N	BK6_IO11	DATA4	71N
D20	BK6_IO24	-	138P	BK6_IO12	-	84P	BK6_IO12	-	72P
-	-	-	-	-	-	-	GND (Bank 6)	-	-
C20	BK6_IO25	-	138N	BK6_IO13	-	8 <mark>4N</mark>	BK6_IO13	-	72N
B20	BK6_IO26	DATA3	139P	BK6_IO14	DATA3	85P	B <mark>K6_</mark> IO14	DATA3	73P
-	GND (Bank 6)	-	-	-	-		-	-	
A20	BK6_IO27	DATA2	139N	BK6_IO15	DATA2	85N	BK6_IO15	DATA2	73N
C19	BK6_IO28	-	140P	BK6_IO16		86P	BK6_IO16		74P
B19	BK6_IO29	-	140N	BK6_IO17		86N	BK6_IO17	-	74N
A19	BK6_IO30	DATA1	141P	BK6_IO18	DATA1	87P	BK6_IO18	DATA1	75P
-	-	-	-	GND (Bank 6)		-	GND (Bank 6)		-
A18	BK6_IO31	DATA0	141N	BK6_IO19	DATA0	87N -	BK6_IO19	DATA0	75N
D18	BK6_IO32	-	142P	BK6_IO20		88P	BK6_IO20	-	76P
C18	BK6_IO33	-	142N	BK6_IO21		88N	BK6_IO21	-	76N
B18	BK6_IO34	-	143P	BK6_IO22		89P	NC	-	-
-	GND (Bank 6)	-	-		-			-	-
C17	BK6_IO35	-	143N	BK6_IO23		89N	NC	-	-
B17	BK6_IO36	-	144P	NC	-		NC	-	-
A17	BK6_IO37	-	144N	NC		-	NC	-	-
D16	BK6_IO38	-	145P	NC	· · ·	-	NC	-	-
C16	BK6_IO39		145N	NC	-	-	NC	-	-
B16	BK6_IO40	-	14 <mark>6</mark> P	BK6_IO24	-	90P	NC	-	-
A16	BK6_IO41		146N	BK6_IO25		90N	NC	-	-
-	GND (Bank 6)		-	GND (Bank 6)	-	-	-	-	-
-	GND (Bank 7)	-	-	GND (Bank 7)	-	-	-	-	-
A15	BK7_IO0	-	147P	BK7_IO0	-	91P	BK7_IO0	-	77P
B15	BK7_IO1		147N	BK7_IO1	-	91N	BK7_IO1	-	77N
C15	BK7_IO2	-	148P	BK7_102	-	92P	BK7_IO2	-	78P
-	-	-	-	-	-	-	GND (Bank 7)	-	-
D15	BK7_IO3	-	148N	BK7_IO3	-	92N	BK7_IO3	-	78N
A14	BK7_104	-	149P	BK7_IO4	-	93P	BK7_IO4	-	79P
B14	BK7_IO5	-	149N	BK7_IO5	-	93N	BK7_IO5	-	79N
C14	BK7_IO6	-	150P	BK7_IO6	-	94P	NC	-	-
	GND (Bank 7)			GND (Bank 7)	-	-	-	-	-
A13	BK7_IO7		150N	BK7_IO7	-	94N	NC	-	-
B13	BK7_IO8		151P	BK7_IO8	-	95P	NC	-	-
C13	BK7_IO9	-	151N	BK7_IO9	-	95N	NC	-	-
D13	BK7_IO10	-	152P	BK7_IO10	-	96P	BK7_IO6	-	80P
B12	BK7_IO11	-	152N	BK7_IO11	-	96N	BK7_IO7	-	80N
C12	BK7_IO12	-	153P	BK7_I012	-	97P	BK7_IO8	-	81P
-	-	-	-	-	-	-	GND (Bank 7)	-	-
A12	BK7_IO13	-	153N	BK7_I013		97N	BK7_IO9	-	81N
A11	BK7_IO14	-	154P	BK7_IO14	-	98P	BK7_IO10	-	82P
-	GND (Bank 7)	-	-	GND (Bank 7)	-	-	-	-	-
B11	BK7_IO15	-	154N	BK7_I015	-	98N	BK7_IO11	-	82N
C11	BK7_IO16	-	155P	NC	-	-	NC	-	-
D11	BK7_IO17	-	155N	NC	-	-	NC	-	-
L		I	1		1	1		I	

ispXPGA Logic Signal Connections: 680-Ball fpBGA (Cont.)

LFX1200								
680-Ball fpBGA	Signal Name	Second Function	LVDS Pair/sysHSI Reserved ¹					
C24	BK1_IO7	SS_CLKIN0N	34N					
A22	BK1_IO8	-	35P					
D22	BK1_IO9	-	35N					
A23	BK1_IO10	-	36P					
-	GND (Bank 1)	-						
B25	BK1_IO11	-	36N					
D23	BK1_IO12	PLL_RST2	37P					
A24	BK1_IO13	PLL_RST3	37N					
A25	BK1_IO14	-	38P					
E24	BK1_IO15	-	38N					
D24	BK1_IO16	-	39P					
A26	BK1_IO17		39N					
D25	BK1_IO18	-	40P					
-	GND (Bank 1)		-					
C25	BK1_IO19		40N					
B26	BK1_IO20	-	41P/HSI3					
B27	BK1_IO21	-	41N/HSI3					
D26	BK1_IO22		42P/HSI3					
A27	BK1_IO23	-	42N/HSI3					
A28	BK1_IO24		43P/HSI3					
E26	BK1_IO25		43N/HSI3					
C27	BK1_IO26	HSI3A_SOUTP	44P/HSI3					
-	GND (Bank 1)		-					
D27	BK1_IO27	HSI3A_SOUTN	44N/HSI3					
B28	BK1_IO28	-	45P/HSI3					
A30	BK1_IO29	-	45N/HSI3					
C28	BK1_IO30	HSI3A_SINP	46P/HSI3					
D28	BK1_IO31	HSI3A_SINN	46N/HSI3					
A31	BK1_IO32	-	47P/HSI3					
B30	BK1_IO33	-	47N/HSI3					
E28	BK1_IO34	HSI3B_SOUTP	48P/HSI3					
	GND (Bank 1)	-	-					
D29	BK1_IO35	HSI3B_SOUTN	48N/HSI3					
C29	BK1_IO36	-	49P/HSI4					
B31	BK1_IO37	-	49N/HSI4					
D30	BK1_IO38	HSI3B_SINP	50P/HSI4					
E30	BK1_IO39	HSI3B_SINN	50N/HSI4					
A32	BK1_IO40	-	51P/HSI4					
C31	BK1_IO41	-	51N/HSI4					
D31	BK1_IO42	HSI4A_SOUTP	52P/HSI4					
-	GND (Bank 1)	-	-					
C32	BK1_IO43	HSI4A_SOUTN	52N/HSI4					
B32	BK1_IO44	-	53P/HSI4					

ispXPGA Logic Signal Connections: 680-Ball fpBGA (Cont.)

LFX1200								
680-Ball fpBGA	Signal Name	Second Function	LVDS Pair/sysHSI Reserved ¹					
-	GND (Bank 4)	-	<u> </u>					
AW26	BK4_IO43	-	145N					
AV25	BK4_IO44	-	146P					
AT24	BK4_IO45	-	146N					
AU24	BK4_IO46	-	147P					
AU25	BK4_IO47	-	147N					
AW25	BK4_IO48	PLL_RST4	148P					
AW24	BK4_IO49	PLL_RST5	148N					
AU23	BK4_IO50	-	149P					
-	GND (Bank 4)	-						
AT23	BK4_IO51	-	149N					
AV24	BK4_IO52		150P					
AW23	BK4_IO53	-	150N					
AV23	BK4_IO54	SS_CLKIN1P	151P					
AU22	BK4_IO55	SS_CLKIN1N	151N					
AR21	BK4_IO56	PLL_FBK4	152P					
AT22	BK4_IO57	PLL_FBK5	152N					
AV22	BK4_IO58	SS_CLKOUT1P	153P					
-	GND (Bank 4)	-	-					
AV21	BK4_IO59	SS_CLKOUT1N	153N					
AT21	BK4_IO60	CLK_OUT4	154P					
AU21	BK4_IO61	CLK_OUT5	154N					
-	GND (Bank 4)		-					
AT19	GCLK4		LVDS Pair2P					
AU19	GCLK5	-	LVDS Pair2N					
AW22	VCCP1	-	-					
AR20	GNDP1	-	-					
AU18	GCLK6	-	LVDS Pair3P					
AT18	GCLK7	-	LVDS Pair3N					
	GND (Bank 5)	-	-					
AV17	BK5_IO0	CLK_OUT6	155P					
AV18	BK5_IO1	CLK_OUT7	155N					
AW21	BK5_IO2	PLL_FBK6	156P					
-	GND (Bank 5)	-	-					
AV19	BK5_IO3	PLL_FBK7	156N					
AR19	BK5_IO4	-	157P/HSI7					
AW19	BK5_IO5	-	157N/HSI7					
AW18	BK5_IO6	PLL_RST6	158P/HSI7					
AW17	BK5_IO7	PLL_RST7	158N/HSI7					
AT17	BK5_IO8	-	159P/HSI7					
AV16	BK5_IO9	-	159N/HSI7					
AU17	BK5_IO10	HSI7A_SINP	160P/HSI7					
-	GND (Bank 5)	-	-					

ispXPGA Logic Signal Connections: 900-Ball fpBGA (Cont.)

		LFX1200			LFX500			
900 fpBGA Ball	Signal Name	Second Function	LVDS Pair/ sysHSI Reserved ¹	Signal Name	Second Function	LVDS Pair/ sysHSI Reserved ¹		
AJ12	BK2_IO43	-	83N	BK2_IO23	-	53N		
AD13	BK2_IO44	-	84P	BK2_IO24	-	54P		
AE13	BK2_IO45	-	84N	BK2_IO25	-	54N		
AK13	BK2_IO46	-	85P	BK2_IO26		55P		
-	-	-	-	GND (Bank 2)	-	-		
AJ13	BK2_IO47	-	85N	BK2_IO27		55N		
AG13	BK2_IO48	-	86P	BK2_ <mark>IO</mark> 28	-	56P		
AH13	BK2_IO49	-	86N	BK2_IO29	-	56N		
AE14	BK2_IO50	-	87P	BK2_1030	-	57P		
-	GND (Bank 2)	-	-	-				
AF14	BK2_IO51	-	87N	BK2_IO31		57N		
AG14	BK2_I052	-	88P	BK2_IO32	-	58P		
AH14	BK2_IO53	-	88N	BK2_IO33		58N		
AJ14	BK2_IO54	-	89P	BK2_IO34	-	59P		
-	-	-		GND (Bank 2)		-		
AK14	BK2_I055	-	89N	BK2_1035	-	59N		
AE15	BK2_IO56		90P	BK2_1036	-	60P		
AF15	BK2_I057	-	90N	BK2_1037	-	60N		
AG15	BK2_IO58		91P	BK2_1038	-	61P		
-	GND (Bank 2)	-	-	-	-	-		
AH15	BK2_IO59	-	91N	BK2_IO39	-	61N		
AJ15	BK2_1060	-	92P	BK2_IO40	-	62P		
AK15	BK2_IO61	-	92N	BK2_IO41	-	62N		
-	GND (Bank 2)	-	-	GND (Bank 2)	-	-		
-	GND (Bank 3)	-	-	GND (Bank 3)	-	-		
AK16	BK3_100		93P	BK3_IO0	-	63P		
AJ16	BK3_IO1	-	93N	BK3_IO1	-	63N		
AH16	BK3_IO2	-	94P	BK3_IO2	-	64P		
	GND (Bank 3)		-	-	-	-		
AG16	BK3_IO3		94N	BK3_IO3	-	64N		
AF16	BK3_104		95P	BK3_IO4	-	65P		
AE16	BK3_IO5	-	95N	BK3_IO5	-	65N		
AK17	BK3_IO6	-	96P	BK3_IO6	-	66P		
-	-	-	-	GND (Bank 3)	-	-		
AJ17	BK3_107	-	96N	BK3_IO7	-	66N		
AH17	BK3_108	-	97P	BK3_IO8	-	67P		
AG17	BK3_IO9	-	97N	BK3_IO9	-	67N		
AF17	BK3_IO10	-	98P	BK3_IO10	-	68P		
-	GND (Bank 3)	-	-	-	-	-		
AE17	BK3_IO11	-	98N	BK3_IO11	-	68N		
AH18	BK3_IO12	-	99P	BK3_IO12	-	69P		
AG18	BK3_IO13	-	99N	BK3_IO13	-	69N		

ispXPGA Logic Signal Connections: 900-Ball fpBGA (Cont.)

		LFX1200		LFX500			
900 fpBGA Ball	Signal Name	Second Function	LVDS Pair/ sysHSI Reserved ¹	Signal Name	Second Function	LVDS Pair/ sysHSI Reserved ¹	
K30	BK5_IO22	HSI7B_SOUTP	166P/HSI8	BK5_IO22	HSI4B_SOUTP	116P/HSI4	
-	-	-	-	GND (Bank 5)	-	-	
K29	BK5_IO23	HSI7B_SOUTN	166N/HSI8	BK5_IO23	HSI4B_SOUTN	116N/HSI4	
L28	BK5_IO24	-	167P/HSI8	BK5_IO24		117P/HSI5	
L27	BK5_IO25	-	167N/HSI8	BK5_IO25	-	117N/HSI5	
L26	BK5_IO26	HSI8A_SINP	168P/HSI8	BK5_IO26	HSI5A_SINP	118P/HSI5	
-	GND (Bank 5)	-	-	-	-	-	
L25	BK5_IO27	HSI8A_SINN	168N/HSI8	BK5_IO27	HSI5A_SINN	118N/HSI5	
K27	BK5_IO28	-	169P/HSI8	BK5_IO28	-	119P/HSI5	
K26	BK5_IO29	-	169N/HSI8	BK5_IQ29	-	119N/HSI5	
J30	BK5_IO30	HSI8A_SOUTP	170P/HS18	BK5_IO30	HSI5A_SOUTP	120P/HSI5	
-	-	-		GND (Bank 5)	-	-	
J29	BK5_IO31	HSI8A_SOUTN	170N/HSI8	BK5_IO31	HSI5A_SOUTN	120N/HSI5	
J26	BK5_IO32	-	171P/HSI8	NC	-	-	
J27	BK5_IO33	-	171N/HSI8	NC		-	
H30	BK5_IO34	HSI8B_SINP	172 <mark>P/H</mark> SI8	NC	-	-	
-	GND (Bank 5)				-	-	
H29	BK5_IO35	HSI8B_SINN	172N/HSI8	NC	-	-	
J25	BK5_IO36		173P/HSI9	NC	-	-	
J24	BK5_IO37	-	173N/HSI9	NC	-	-	
G30	BK5_IO38	HSI8B_SOUTP	174P/HSI9	NC	-	-	
G29	BK5_IO39	HSI8B_SOUTN	174N/HSI9	NC	-	-	
H27	BK5_IO40	-	175P/HSI9	NC	-	-	
H28	BK5_IO41	-	175N/HSI9	NC	-	-	
F30	BK5_IO42	HSI9A_SINP	176P/HSI9	NC	-	-	
-	GND (Bank 5)			-	-	-	
F29	BK5_IO43	HSI9A_SINN	176N/HSI9	NC	-	-	
G27	BK5_IO44	-	177P/HSI9	NC	-	-	
G28	BK5_IO45		177N/HSI9	NC	-	-	
E30	BK5_IO46	HSI9A_SOUTP	178P/HSI9	NC	-	-	
E29	BK5_1047	HSI9A_SOUTN	178N/HSI9	NC	-	-	
H26	BK5_IO48	-	179P/HSI9	BK5_IO33	-	121N/HSI5	
H25	BK5_IO49	VREF5	179N/HSI9	BK5_IO32	VREF5	121P/HSI5	
D30	BK5_IO50	HSI9B_SINP	180P/HSI9	BK5_IO34	HSI5B_SINP	122P/HSI5	
-	GND (Bank 5)	-	-	-	-	-	
D29	BK5_1051	HSI9B_SINN	180N/HSI9	BK5_IO35	HSI5B_SINN	122N/HSI5	
F28	BK5_IO52	-	181P	BK5_IO36	-	123P/HSI5	
F27	BK5_IO53	-	181N	BK5_1037	-	123N/HSI5	
C30	BK5_IO54	HSI9B_SOUTP	182P	BK5_IO38	HSI5B_SOUTP	124P/HSI5	
-	-	-	-	GND (Bank 5)	-	-	
C29	BK5_IO55	HSI9B_SOUTN	182N	BK5_IO39	HSI5B_SOUTN	124N/HSI5	
G26	BK5_IO56	-	183P	NC	-	-	