

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Last Time Buy
Core Processor	C166SV2
Core Size	16-Bit
Speed	40MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, SPI, UART/USART
Peripherals	PWM, WDT
Number of I/O	103
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	2.35V ~ 2.7V
Data Converters	A/D 16x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	PG-TQFP-144-7
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc167ci32f40fbbakxuma1

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### General Device Information

#### 2.2 **Pin Configuration and Definition**

The pins of the XC167 are described in detail in Table 2, including all their alternate functions. Figure 2 summarizes all pins in a condensed way, showing their location on the 4 sides of the package. E\*) and C\*) mark pins to be used as alternate external interrupt inputs, C<sup>\*</sup>) marks pins that can have CAN interface lines assigned to them.



**Pin Configuration** (top view)



# **General Device Information**

Table 2	Pi	n Definit	tions and Functions (cont'd)				
Sym- bol	Pin Num.	Input Outp.	Function				
P7		IO	Port 7 is a 4-bit bidirectional I/O port. Each pin can be programmed for input (output driver in high-impedance state) or output (configurable as push/pull or open drain driver). The input threshold of Port 7 is selectable (standard or special).				
			Port 7 pins provide inputs/outputs for CAPCOM2 and serial interface lines. <sup>1)</sup>				
P7.4	15	I/O I	CC28IO CAPCOM2: CC28 Capture Inp./Compare Outp., CAN2_RxD CAN Node 2 Receive Data Input,				
D7 -	10	I	EX7IN Fast External Interrupt 7 Input (alternate pin B)				
P7.5	16	I/O O I	CC29IOCAPCOM2: CC29 Capture Inp./Compare Outp.,CAN2_TxDCAN Node 2 Transmit Data Output,EX6INFast External Interrupt 6 Input (alternate pin B)				
P7.6	17	I/O I	CC30IO CAPCOM2: CC30 Capture Inp./Compare Outp., CAN1_RxD CAN Node 1 Receive Data Input,				
P7.7	18	  /O   	EX7INFast External Interrupt 7 Input (alternate pin A)CC31IOCAPCOM2: CC31 Capture Inp./Compare Outp.,CAN1_TxDCAN Node 1 Transmit Data Output,EX6INFast External Interrupt 6 Input (alternate pin A)				



# **General Device Information**

Table 2	Pi	n Defini	tions and	Functions	(conťd)
Sym- bol	Pin Num.	Input Outp.	Function	1	
P5		I		•	ut-only port.
			-		so serve as analog input channels for the
	00			erter, or the	ey serve as timer inputs:
P5.0	29		AN0		
P5.1	30	1	AN1		
P5.2	31	1	AN2		
P5.3	32	1	AN3		
P5.4	33	1	AN4		
P5.5	34	1	AN5		
P5.10	35	1	AN10,	T6EUD	GPT1 Timer T4 Ext. Up/Down Ctrl. Inp.
P5.11	36		AN11,	T5EUD	GPT1 Timer T2 Ext. Up/Down Ctrl. Inp.
P5.8	37		AN8		
P5.9	38	li l	AN9		
P5.6	39	li	AN6		
P5.7	40	1	AN7		
P5.12	43	1	AN12,	T6IN	GPT2 Timer T6 Count/Gate Input
P5.13	44	1	AN13,	T5IN	GPT2 Timer T5 Count/Gate Input
P5.14	45	1	AN14,	T4EUD	GPT1 Timer T4 Ext. Up/Down Ctrl. Inp.
P5.15	46	Ι	AN15,	T2EUD	GPT1 Timer T2 Ext. Up/Down Ctrl. Inp.



# **General Device Information**

Table 2	Pi	n Definit	ions and Fu	unctions (cont'd)
Sym-	Pin	Input	Function	
bol	Num.	Outp.		
PORT1		10	PORT1 cor	nsists of the two 8-bit bidirectional I/O ports P1L
			and P1H. E	ach pin can be programmed for input (output
			driver in hig	h-impedance state) or output.
			PORT1 is u	used as the 16-bit address bus (A) in
			demultiplex	ed bus modes (also after switching from a
			demultiplex	ed to a multiplexed bus mode).
			The following	ng PORT1 pins also serve for alt. functions:
P1L.0	117	I/O	CC60	CAPCOM6: Input / Output of Channel 0
P1L.1	118	0	COUT60	CAPCOM6: Output of Channel 0
P1L.2	119	I/O	CC61	CAPCOM6: Input / Output of Channel 1
P1L.3	120	0	COUT61	CAPCOM6: Output of Channel 1
P1L.4	121	I/O	CC62	CAPCOM6: Input / Output of Channel 2
P1L.5	122	0	COUT62	CAPCOM6: Output of Channel 2
P1L.6	123	0	<u>COUT6</u> 3	Output of 10-bit Compare Channel
P1L.7	124		CTRAP	CAPCOM2: CC22 Capture Inp./Compare Outp.
				CTRAP is an input pin with an internal pullup
				resistor. A low level on this pin switches the
				CAPCOM6 compare outputs to the logic level
				defined by software (if enabled).
	10-	I/O	<u>CC22IO</u>	CAPCOM2: CC22 Capture Inp./Compare Outp.
P1H.0	127		CC6POS0	CAPCOM6: Position 0 Input,
			EX0IN	Fast External Interrupt 0 Input (alternate pin B),
	100	I/O	CC23IO	CAPCOM2: CC23 Capture Inp./Compare Outp.
P1H.1	128		CC6POS1	CAPCOM6: Position 1 Input,
	100	I/O	MRST1	SSC1 Master-Receive/Slave-Transmit In/Out.
P1H.2	129		CC6POS2 MTSR1	CAPCOM6: Position 2 Input,
	120	1/0	_	SSC1 Master-Transmit/Slave-Receive Out/Inp.
P1H.3	130	I/O	SCLK1	SSC1 Master Clock Output / Slave Clock Input,
P1H.4	131	1 1/0	EX0IN CC24IO	Fast External Interrupt 0 Input (alternate pin A)
P1H.4 P1H.5	131	1/O 1/O	CC2410 CC2510	CAPCOM2: CC24 Capture Inp./Compare Outp. CAPCOM2: CC25 Capture Inp./Compare Outp.
P1H.5 P1H.6	132	1/O 1/O	CC25IO CC26IO	
P1H.6 P1H.7				CAPCOM2: CC26 Capture Inp./Compare Outp.
	134	I/O	CC27IO	CAPCOM2: CC27 Capture Inp./Compare Outp.



# 3.1 Memory Subsystem and Organization

The memory space of the XC167 is configured in a Von Neumann architecture, which means that all internal and external resources, such as code memory, data memory, registers and I/O ports, are organized within the same linear address space. This common memory space includes 16 Mbytes and is arranged as 256 segments of 64 Kbytes each, where each segment consists of four data pages of 16 Kbytes each. The entire memory space can be accessed bytewise or wordwise. Portions of the on-chip DPRAM and the register spaces (E/SFR) have additionally been made directly bitaddressable.

The internal data memory areas and the Special Function Register areas (SFR and ESFR) are mapped into segment 0, the system segment.

The Program Management Unit (PMU) handles all code fetches and, therefore, controls accesses to the program memories, such as Flash memory and PSRAM.

The Data Management Unit (DMU) handles all data transfers and, therefore, controls accesses to the DSRAM and the on-chip peripherals.

Both units (PMU and DMU) are connected via the high-speed system bus to exchange data. This is required if operands are read from program memory, code or data is written to the PSRAM, code is fetched from external memory, or data is read from or written to external resources, including peripherals on the LXBus (such as TwinCAN). The system bus allows concurrent two-way communication for maximum transfer performance.

**256 Kbytes of on-chip Flash memory** store code or constant data. The on-chip Flash memory is organized as four 8-Kbyte sectors, one 32-Kbyte sector, and three 64-Kbyte sectors. Each sector can be separately write protected<sup>1)</sup>, erased and programmed (in blocks of 128 bytes). The complete Flash area can be read-protected. A password sequence temporarily unlocks protected areas. The Flash module combines very fast 64-bit one-cycle read accesses with protected and efficient writing algorithms for programming and erasing. Thus, program execution out of the internal Flash results in maximum performance. Dynamic error correction provides extremely high read data security for all read accesses.

For timing characteristics, please refer to **Section 4.4.2**.

**6 Kbytes of on-chip Program SRAM (PSRAM)** are provided to store user code or data. The PSRAM is accessed via the PMU and is therefore optimized for code fetches.

**4 Kbytes of on-chip Data SRAM (DSRAM)** are provided as a storage for general user data. The DSRAM is accessed via the DMU and is therefore optimized for data accesses.

**2 Kbytes of on-chip Dual-Port RAM (DPRAM)** are provided as a storage for user defined variables, for the system stack, and general purpose register banks. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7,

<sup>1)</sup> Each two 8-Kbyte sectors are combined for write-protection purposes.



# Table 4XC167 Interrupt Nodes (cont'd)

Source of Interrupt or PEC Service Request	Control Register	Vector Location <sup>1)</sup>	Trap Number	
CAPCOM Register 29	CC2_CC29IC	xx'0110 <sub>H</sub>	44 <sub>H</sub> / 68 <sub>D</sub>	
CAPCOM Register 30	 CC2_CC30IC	xx'0114 <sub>H</sub>	45 <sub>H</sub> / 69 <sub>D</sub>	
CAPCOM Register 31	 CC2_CC31IC	xx'0118 <sub>H</sub>	46 <sub>H</sub> / 70 <sub>D</sub>	
CAPCOM Timer 0	 CC1_T0IC	xx'0080 <sub>H</sub>	20 <sub>H</sub> / 32 <sub>D</sub>	
CAPCOM Timer 1	CC1_T1IC	xx'0084 <sub>H</sub>	21 <sub>H</sub> / 33 <sub>D</sub>	
CAPCOM Timer 7	 CC2_T7IC	xx'00F4 <sub>H</sub>	3D <sub>H</sub> / 61 <sub>D</sub>	
CAPCOM Timer 8	CC2_T8IC	xx'00F8 <sub>H</sub>	3E <sub>H</sub> / 62 <sub>D</sub>	
GPT1 Timer 2	GPT12E_T2IC	xx'0088 <sub>H</sub>	22 <sub>H</sub> / 34 <sub>D</sub>	
GPT1 Timer 3	GPT12E_T3IC	xx'008C <sub>H</sub>	23 <sub>H</sub> / 35 <sub>D</sub>	
GPT1 Timer 4	GPT12E_T4IC	xx'0090 <sub>H</sub>	24 <sub>H</sub> / 36 <sub>D</sub>	
GPT2 Timer 5	GPT12E_T5IC	xx'0094 <sub>H</sub>	25 <sub>H</sub> / 37 <sub>D</sub>	
GPT2 Timer 6	GPT12E_T6IC	xx'0098 <sub>H</sub>	26 <sub>H</sub> / 38 <sub>D</sub>	
GPT2 CAPREL Register	GPT12E_CRIC	xx'009C <sub>H</sub>	27 <sub>H</sub> / 39 <sub>D</sub>	
A/D Conversion Complete	ADC_CIC	xx'00A0 <sub>H</sub>	28 <sub>H</sub> / 40 <sub>D</sub>	
A/D Overrun Error	ADC_EIC	xx'00A4 <sub>H</sub>	29 <sub>H</sub> / 41 <sub>D</sub>	
ASC0 Transmit	ASC0_TIC	xx'00A8 <sub>H</sub>	2A <sub>H</sub> / 42 <sub>D</sub>	
ASC0 Transmit Buffer	ASC0_TBIC	xx'011C <sub>H</sub>	47 <sub>H</sub> / 71 <sub>D</sub>	
ASC0 Receive	ASC0_RIC	xx'00AC <sub>H</sub>	2B <sub>H</sub> / 43 <sub>D</sub>	
ASC0 Error	ASC0_EIC	xx'00B0 <sub>H</sub>	2C <sub>H</sub> / 44 <sub>D</sub>	
ASC0 Autobaud	ASC0_ABIC	xx'017C <sub>H</sub>	5F <sub>H</sub> / 95 <sub>D</sub>	
SSC0 Transmit	SSC0_TIC	xx'00B4 <sub>H</sub>	2D <sub>H</sub> / 45 <sub>D</sub>	
SSC0 Receive	SSC0_RIC	xx'00B8 <sub>H</sub>	2E <sub>H</sub> / 46 <sub>D</sub>	
SSC0 Error	SSC0_EIC	xx'00BC <sub>H</sub>	2F <sub>H</sub> / 47 <sub>D</sub>	
IIC Data Transfer Event	IIC_DTIC	xx'0100 <sub>H</sub>	40 <sub>H</sub> / 64 <sub>D</sub>	
IIC Protocol Event	IIC_PEIC	xx'0104 <sub>H</sub>	41 <sub>H</sub> / 65 <sub>D</sub>	
PLL/OWD	PLLIC	xx'010C <sub>H</sub>	43 <sub>H</sub> / 67 <sub>D</sub>	
ASC1 Transmit	ASC1_TIC	xx'0120 <sub>H</sub>	48 <sub>H</sub> / 72 <sub>D</sub>	
ASC1 Transmit Buffer	ASC1_TBIC	xx'0178 <sub>H</sub>	5E <sub>H</sub> / 94 <sub>D</sub>	
ASC1 Receive	ASC1_RIC	xx'0124 <sub>H</sub>	49 <sub>H</sub> / 73 <sub>D</sub>	
ASC1 Error	ASC1_EIC	xx'0128 <sub>H</sub>	4A <sub>H</sub> / 74 <sub>D</sub>	



# Table 4XC167 Interrupt Nodes (cont'd)

Source of Interrupt or PEC	Control	Vector	Trap
Service Request	Register	Location <sup>1)</sup>	Number
ASC1 Autobaud	ASC1_ABIC	xx'0108 <sub>H</sub>	42 <sub>H</sub> / 66 <sub>D</sub>
End of PEC Subchannel	EOPIC	xx'0130 <sub>H</sub>	4C <sub>H</sub> / 76 <sub>D</sub>
CAPCOM6 Timer T12	CCU6_T12IC	xx'0134 <sub>H</sub>	4D <sub>H</sub> / 77 <sub>D</sub>
CAPCOM6 Timer T13	CCU6_T13IC	xx'0138 <sub>H</sub>	4E <sub>H</sub> / 78 <sub>D</sub>
CAPCOM6 Emergency	CCU6_EIC	xx'013C <sub>H</sub>	4F <sub>H</sub> / 79 <sub>D</sub>
CAPCOM6	CAPCOM6	xx'0140 <sub>H</sub>	50 <sub>H</sub> / 80 <sub>D</sub>
SSC1 Transmit	SSC1_TIC	xx'0144 <sub>H</sub>	51 <sub>H</sub> / 81 <sub>D</sub>
SSC1 Receive	SSC1_RIC	xx'0148 <sub>H</sub>	52 <sub>H</sub> / 82 <sub>D</sub>
SSC1 Error	SSC1_EIC	xx'014C <sub>H</sub>	53 <sub>H</sub> / 83 <sub>D</sub>
CAN0	CAN_0IC	xx'0150 <sub>H</sub>	54 <sub>H</sub> / 84 <sub>D</sub>
CAN1	CAN_1IC	xx'0154 <sub>H</sub>	55 <sub>H</sub> / 85 <sub>D</sub>
CAN2	CAN_2IC	xx'0158 <sub>H</sub>	56 <sub>H</sub> / 86 <sub>D</sub>
CAN3	CAN_3IC	xx'015C <sub>H</sub>	57 <sub>H</sub> / 87 <sub>D</sub>
CAN4	CAN_4IC	xx'0164 <sub>H</sub>	59 <sub>H</sub> / 89 <sub>D</sub>
CAN5	CAN_5IC	xx'0168 <sub>H</sub>	5A <sub>H</sub> / 90 <sub>D</sub>
CAN6	CAN_6IC	xx'016C <sub>H</sub>	5B <sub>H</sub> / 91 <sub>D</sub>
CAN7	CAN_7IC	xx'0170 <sub>H</sub>	5C <sub>H</sub> / 92 <sub>D</sub>
RTC	RTC_IC	xx'0174 <sub>H</sub>	5D <sub>H</sub> / 93 <sub>D</sub>
Unassigned node	-	xx'012C <sub>H</sub>	3F <sub>H</sub> / 63 <sub>D</sub>
Unassigned node	-	xx'00FC <sub>H</sub>	3F <sub>H</sub> / 63 <sub>D</sub>
Unassigned node	-	xx'0160 <sub>H</sub>	58 <sub>H</sub> / 88 <sub>D</sub>

 Register VECSEG defines the segment where the vector table is located to. Bitfield VECSC in register CPUCON1 defines the distance between two adjacent vectors. This table

represents the default setting, with a distance of 4 (two words) between two vectors.






Figure 5 CAPCOM1/2 Unit Block Diagram



count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD). Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5, and/or it may be output on pin T6OUT. The overflows/underflows of timer T6 can additionally be used to clock the CAPCOM1/2 timers, and to cause a reload from the CAPREL register.

The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows the XC167 to measure absolute time differences or to perform pulse multiplication without software overhead.

The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of GPT1 timer T3's inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode.



# 3.10 A/D Converter

For analog signal measurement, a 10-bit A/D converter with 16 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for loading the capacitors) and the conversion time is programmable (in two modes) and can thus be adjusted to the external circuitry. The A/D converter can also operate in 8-bit conversion mode, where the conversion time is further reduced.

Overrun error detection/protection is provided for the conversion result register (ADDAT): either an interrupt request will be generated when the result of a previous conversion has not been read from the result register at the time the next conversion is complete, or the next conversion is suspended in such a case until the previous result has been read.

For applications which require less analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converter of the XC167 supports four different conversion modes. In the standard Single Channel conversion mode, the analog level on a specified channel is sampled once and converted to a digital result. In the Single Channel Continuous mode, the analog level on a specified channel is repeatedly sampled and converted without software intervention. In the Auto Scan mode, the analog levels on a prespecified number of channels are sequentially sampled and converted. In the Auto Scan Continuous mode, the prespecified channels are repeatedly sampled and converted. In addition, the conversion of a specific channel can be inserted (injected) into a running sequence without disturbing this sequence. This is called Channel Injection Mode.

The Peripheral Event Controller (PEC) may be used to automatically store the conversion results into a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer.

After each reset and also during normal operation the ADC automatically performs calibration cycles. This automatic self-calibration constantly adjusts the converter to changing operating conditions (e.g. temperature) and compensates process variations.

These calibration cycles are part of the conversion cycle, so they do not affect the normal operation of the A/D converter.

In order to decouple analog inputs from digital noise and to avoid input trigger noise those pins used for analog input can be disconnected from the digital IO or input stages under software control. This can be selected for each pin separately via register P5DIDIS (Port 5 Digital Input Disable).

The Auto-Power-Down feature of the A/D converter minimizes the power consumption when no conversion is in progress.



# 3.18 Power Management

The XC167 provides several means to control the power it consumes either at a given time or averaged over a certain timespan. Three mechanisms can be used (partly in parallel):

• **Power Saving Modes** switch the XC167 into a special operating mode (control via instructions).

Idle Mode stops the CPU while the peripherals can continue to operate.

Sleep Mode and Power Down Mode stop all clock signals and all operation (RTC may optionally continue running). Sleep Mode can be terminated by external interrupt signals.

• Clock Generation Management controls the distribution and the frequency of internal and external clock signals. While the clock signals for currently inactive parts of logic are disabled automatically, the user can reduce the XC167's CPU clock frequency which drastically reduces the consumed power.

External circuitry can be controlled via the programmable frequency output FOUT.

• **Peripheral Management** permits temporary disabling of peripheral modules (control via register SYSCON3). Each peripheral can separately be disabled/enabled.

The on-chip RTC supports intermittent operation of the XC167 by generating cyclic wake-up signals. This offers full performance to quickly react on action requests while the intermittent sleep phases greatly reduce the average power consumption of the system.



# 3.19 Instruction Set Summary

 Table 8 lists the instructions of the XC167 in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "**Instruction Set Manual**".

This document also provides a detailed description of each instruction.

Mnemonic	Description					
ADD(B)	Add word (byte) operands	2/4				
ADDC(B)	Add word (byte) operands with Carry	2/4				
SUB(B)	Subtract word (byte) operands	2/4				
SUBC(B)	Subtract word (byte) operands with Carry	2/4				
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16- $\times$ 16-bit)	2				
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2				
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2				
CPL(B)	Complement direct word (byte) GPR	2				
NEG(B)	Negate direct word (byte) GPR	2				
AND(B)	Bitwise AND, (word/byte operands)	2/4				
OR(B)	Bitwise OR, (word/byte operands)	2/4				
XOR(B)	Bitwise exclusive OR, (word/byte operands)	2/4				
BCLR/BSET	Clear/Set direct bit	2				
BMOV(N)	Move (negated) direct bit to direct bit	4				
BAND/BOR/BXOR	AND/OR/XOR direct bit with direct bit	4				
BCMP	Compare direct bit to direct bit	4				
BFLDH/BFLDL	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4				
CMP(B)	Compare word (byte) operands	2/4				
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4				
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4				
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2				
SHL/SHR	Shift left/right direct word GPR	2				

### Table 8 Instruction Set Summary



# 4 Electrical Parameters

## 4.1 General Parameters

#### Table 9 Absolute Maximum Ratings

Parameter	Symbol	Symbol Limit Values			Notes	
		Min.	Max.			
Storage temperature	T <sub>ST</sub>	-65	150	°C	1)	
Junction temperature	TJ	-40	150	°C	under bias	
Voltage on $V_{\text{DDI}}$ pins with respect to ground ( $V_{\text{SS}}$ )	V <sub>DDI</sub>	-0.5	3.25	V	-	
Voltage on $V_{\text{DDP}}$ pins with respect to ground ( $V_{\text{SS}}$ )	V <sub>DDP</sub>	-0.5	6.2	V	-	
Voltage on any pin with respect to ground ( $V_{SS}$ )	V <sub>IN</sub>	-0.5	V <sub>DDP</sub> + 0.5	V	2)	
Input current on any pin during overload condition	-	-10	10	mA	-	
Absolute sum of all input currents during overload condition	-	_	100	mA	-	

1) Moisture Sensitivity Level (MSL) 3, conforming to Jedec J-STD-020C for 260 °C for PG-TQFP-144-7, and 240 °C for P-TQFP-144-19.

2) Input pins XTAL1/XTAL3 belong to the core voltage domain. Therefore, input voltages must be within the range defined for  $V_{\rm DDI}$ .

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ( $V_{IN} > V_{DDP}$  or  $V_{IN} < V_{SS}$ ) the voltage on  $V_{DDP}$  pins with respect to ground ( $V_{SS}$ ) must not exceed the values defined by the absolute maximum ratings.



Parameter	Symbol		Limit Values		Unit	<b>Test Condition</b>	
			Min.	Max.			
Configuration pull-	$I_{\rm CPDL}^{11)}$		_	10	μA	$V_{\rm IN} = V_{\rm ILmax}$	
down current <sup>13)</sup>	I <sub>CPDH</sub> <sup>12)</sup>		120	-	μA	$V_{\rm IN} = V_{\rm IHmin}$	
Level inactive hold current <sup>14)</sup>	<i>I</i> <sub>LHI</sub> <sup>11)</sup>		-	-10	μA	$V_{\rm OUT}$ = 0.5 × $V_{\rm DDP}$	
Level active hold current <sup>14)</sup>	$I_{\rm LHA}^{(12)}$		-100	-	μA	V <sub>OUT</sub> = 0.45 V	
XTAL1, XTAL3 input current	I <sub>IL</sub>	CC	-	±20	μA	$0 V < V_{IN} < V_{DDI}$	
Pin capacitance <sup>15)</sup> (digital inputs/outputs)	C <sub>IO</sub>	CC	-	10	pF	-	

#### Table 11 DC Characteristics (Operating Conditions apply)<sup>1)</sup> (cont'd)

1) Keeping signal levels within the limits specified in this table, ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current  $I_{OV}$ .

2) If XTAL1 is driven by a crystal, reaching an amplitude (peak to peak) of  $0.4 \times V_{DDI}$  is sufficient.

3) If XTAL3 is driven by a crystal, reaching an amplitude (peak to peak) of  $0.25 \times V_{DDI}$  is sufficient.

4) This parameter is tested for P2, P3, P4, P6, P7, P9.

 The maximum deliverable output current of a port driver depends on the selected output driver mode, see Table 12, Current Limits for Port Output Drivers. The limit for pin groups must be respected.

- 6) As a rule, with decreasing output current the output levels approach the respective supply level ( $V_{OL} \rightarrow V_{SS}$ ,  $V_{OH} \rightarrow V_{DDP}$ ). However, only the levels for nominal output currents are guaranteed.
- 7) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- 8) An additional error current ( $I_{INJ}$ ) will flow if an overload current flows through an adjacent pin. Please refer to the definition of the overload coupling factor  $K_{OV}$ .
- 9) The driver of P3.15 is designed for faster switching, because this pin can deliver the reference clock for the bus interface (CLKOUT). The maximum leakage current for P3.15 is, therefore, increased to 1 μA.
- 10) This specification is valid during Reset for configuration on RD, WR, EA, PORT0. The pull-ups on RD and WR (WRL/WRH) are also active during bus hold.
- 11) The maximum current may be drawn while the respective signal line remains inactive.
- 12) The minimum current must be drawn to drive the respective signal line active.
- 13) This specification is valid during Reset for configuration on ALE. The pull-down on ALE is also active during bus hold.
- 14) This specification is valid during Reset for pins P6.4-0, which can act as CS outputs. The pull-ups on CS outputs are also active during bus hold.

The pull-up on pin HLDA is active when arbitration is enabled and the EBC operates in slave mode.

15) Not subject to production test - verified by design/characterization.






Figure 11 Supply/Idle Current as a Function of Operating Frequency






Figure 12 Sleep and Power Down Supply Current due to RTC and Oscillator Running, as a Function of Oscillator Frequency




Figure 13 Sleep and Power Down Leakage Supply Current as a Function of Temperature



CPU and EBC are clocked with the CPU clock signal  $f_{CPU}$ . The CPU clock can have the same frequency as the master clock ( $f_{CPU} = f_{MC}$ ) or can be the master clock divided by two:  $f_{CPU} = f_{MC}$  / 2. This factor is selected by bit CPSYS in register SYSCON1.

The specification of the external timing (AC Characteristics) depends on the period of the CPU clock, called "TCP".

The other peripherals are supplied with the system clock signal  $f_{SYS}$  which has the same frequency as the CPU clock signal  $f_{CPU}$ .

# **Bypass Operation**

When bypass operation is configured (PLLCTRL =  $0x_B$ ) the master clock is derived from the internal oscillator (input clock signal XTAL1) through the input- and output-prescalers:

 $f_{MC} = f_{OSC} / ((PLLIDIV + 1) \times (PLLODIV + 1)).$ 

If both divider factors are selected as '1' (PLLIDIV = PLLODIV = '0') the frequency of  $f_{MC}$  directly follows the frequency of  $f_{OSC}$  so the high and low time of  $f_{MC}$  is defined by the duty cycle of the input clock  $f_{OSC}$ .

The lowest master clock frequency is achieved by selecting the maximum values for both divider factors:

 $f_{\rm MC} = f_{\rm OSC} / ((3 + 1) \times (14 + 1)) = f_{\rm OSC} / 60.$ 

# Phase Locked Loop (PLL)

When PLL operation is configured (PLLCTRL =  $11_B$ ) the on-chip phase locked loop is enabled and provides the master clock. The PLL multiplies the input frequency by the factor **F** ( $f_{MC} = f_{OSC} \times F$ ) which results from the input divider, the multiplication factor, and the output divider (**F** = PLLMUL+1 / (PLLIDIV+1 × PLLODIV+1)). The PLL circuit synchronizes the master clock to the input clock. This synchronization is done smoothly, i.e. the master clock frequency does not change abruptly.

Due to this adaptation to the input clock the frequency of  $f_{\rm MC}$  is constantly adjusted so it is locked to  $f_{\rm OSC}$ . The slight variation causes a jitter of  $f_{\rm MC}$  which also affects the duration of individual TCMs.

The timing listed in the AC Characteristics refers to TCPs. Because  $f_{\rm CPU}$  is derived from  $f_{\rm MC}$ , the timing must be calculated using the minimum TCP possible under the respective circumstances.

The actual minimum value for TCP depends on the jitter of the PLL. As the PLL is constantly adjusting its output frequency so it corresponds to the applied input frequency (crystal or oscillator) the relative deviation for periods of more than one TCP is lower than for one single TCP (see formula and **Figure 16**).

This is especially important for bus cycles using waitstates and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train



### Bus Cycle Control via READY Input

The duration of an external bus cycle can be controlled by the external circuitry via the READY input signal. The polarity of this input signal can be selected.

**Synchronous** READY permits the shortest possible bus cycle but requires the input signal to be synchronous to the reference signal CLKOUT.

**Asynchronous** READY puts no timing constraints on the input signal but incurs one waitstate minimum due to the additional synchronization stage. The minimum duration of an asynchronous READY signal to be safely synchronized must be one CLKOUT period plus the input setup time.

An active READY signal can be deactivated in response to the trailing (rising) edge of the corresponding command ( $\overline{RD}$  or  $\overline{WR}$ ).

If the next following bus cycle is READY-controlled, an active READY signal must be disabled before the first valid sample point for the next bus cycle. This sample point depends on the programmed phases of the next following cycle.



#### Package and Reliability

# 5 Package and Reliability

# 5.1 Packaging

#### Table 24Package Parameters

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
Green Package PG-TQFP-144-7					•
Thermal resistance junction to case	$R_{\Theta JC}$	-	8	K/W	_
Thermal resistance junction to leads	$R_{\Theta JL}$	-	40	K/W	_
Standard Package P-TQFP-144-19					
Thermal resistance junction to case	$R_{\Theta JC}$	-	6	K/W	_
Thermal resistance junction to leads	$R_{\Theta JL}$	-	18	K/W	_

# **Package Outlines**




Figure 26 PG-TQFP-144-7 (Plastic Green Thin Quad Flat Package)

www.infineon.com