



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.23x24.23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c752-16-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 2.0 DEVICE VARIETIES

Each device has a variety of frequency ranges and packaging options. Depending on application and production requirements, the proper device option can be selected using the information in the PIC17C7XX Product Selection System section at the end of this data sheet. When placing orders, please use the "PIC17C7XX Product Identification System" at the back of this data sheet to specify the correct part number. When discussing the functionality of the device, memory technology and voltage range does not matter.

There are two memory type options. These are specified in the middle characters of the part number.

- 1. **C**, as in PIC17**C**756A. These devices have EPROM type memory.
- 2. **CR**, as in PIC17**CR**756A. These devices have ROM type memory.

All these devices operate over the standard voltage range. Devices are also offered which operate over an extended voltage range (and reduced frequency range). Table 2-1 shows all possible memory types and voltage range designators for a particular device. These designators are in **bold** typeface.

TABLE 2-1:	<b>DEVICE MEMORY</b>	VARIETIES
------------	----------------------	-----------

Memory Type		Voltage Range						
		Standard	Extended					
EPROM		PIC17CXXX	PIC17LCXXX					
ROM		PIC17CRXXX	PIC17LCRXXX					
Note:	Not all memory technologies are available							
1	for a particular device.							

### 2.1 UV Erasable Devices

The UV erasable version, offered in CERQUAD package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Third party programmers also are available; refer to the *Third Party Guide* for a list of sources.

### 2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

## 2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

## 2.4 Serialized Quick-Turnaround Production (SQTP<sup>sm</sup>) Devices

Microchip offers a unique programming service, where a few user defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

## 2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, thus giving customers a low cost option for high volume, mature products.

ROM devices do not allow serialization information in the program memory space.

For information on submitting ROM code, please contact your regional sales office.

Note: Presently, NO ROM versions of the PIC17C7XX devices are available.

## 5.1 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)

### 5.1.1 POWER-ON RESET (POR)

The Power-on Reset circuit holds the device in RESET until VDD is above the trip point (in the range of 1.4V -2.3V). The devices produce an internal RESET for both rising and <u>falling</u> VDD. To take advantage of the POR, just tie the MCLR/VPP pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD is required. See Electrical Specifications for details.

Figure 5-2 and Figure 5-3 show two possible POR circuits.

#### FIGURE 5-2: USING ON-CHIP POR



#### FIGURE 5-3: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



#### 5.1.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 96 ms time-out (nominal) on power-up. This occurs from the rising edge of the internal POR signal if VDD and MCLR are tied, or after the first rising edge of MCLR (detected high). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. In most cases, the PWRT delay allows VDD to rise to an acceptable level.

The power-up time delay will vary from chip to chip and with VDD and temperature. See DC parameters for details.

#### 5.1.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (1024Tosc) delay whenever the PWRT is invoked, or a wake-up from SLEEP event occurs in XT or LF mode. The PWRT and OST operate in parallel.

The OST counts the oscillator pulses on the OSC1/ CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilize before the device exits RESET. The length of the time-out is a function of the crystal/ resonator frequency.

Figure 5-4 shows the operation of the OST circuit. In this figure, the oscillator is of such a low frequency that although enabled simultaneously, the OST does not time-out until after the Power-up Timer time-out.

#### FIGURE 5-4: OSCILLATOR START-UP TIME(LOWFREQUENCY)



This figure shows in greater detail the timings involved with the oscillator start-up timer. In this example, the low frequency crystal start-up time is larger than power-up time (TPWRT).

Tosc1 = time for the crystal oscillator to react to an oscillation level detectable by the Oscillator Start-up Timer (OST).

TOST = 1024TOSC.

## 10.1 PORTA Register

PORTA is a 6-bit wide latch. PORTA does not have a corresponding Data Direction Register (DDR). Upon a device RESET, the PORTA pins are forced to be hiimpedance inputs. For the RA4 and RA5 pins, the peripheral module controls the output. When a device RESET occurs, the peripheral module is disabled, so these pins are forced to be hi-impedance inputs.

Reading PORTA reads the status of the pins.

The RA0 pin is multiplexed with the external interrupt, INT. The RA1 pin is multiplexed with TMR0 clock input, RA2 and RA3 are multiplexed with the SSP functions, and RA4 and RA5 are multiplexed with the USART1 functions. The control of RA2, RA3, RA4 and RA5 as outputs, is automatically configured by their multiplexed peripheral module when the module is enabled.

#### 10.1.1 USING RA2, RA3 AS OUTPUTS

The RA2 and RA3 pins are open drain outputs. To use the RA2 and/or the RA3 pin(s) as output(s), simply write to the PORTA register the desired value. A '0' will cause the pin to drive low, while a '1' will cause the pin to float (hi-impedance). An external pull-up resistor should be used to pull the pin high. Writes to the RA2 and RA3 pins will not affect the other PORTA pins.

Note: When using the RA2 or RA3 pin(s) as output(s), read-modify-write instructions (such as BCF, BSF, BTG) on PORTA are not recommended.

Such operations read the port pins, do the desired operation, and then write this value to the data latch. This may inadvertently cause the RA2 or RA3 pins to switch from input to output (or vice-versa).

To avoid this possibility, use a shadow register for PORTA. Do the bit operations on this shadow register and then move it to PORTA. Example 10-1 shows an instruction sequence to initialize PORTA. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

#### EXAMPLE 10-1: INITIALIZING PORTA

MOV	LB	0	;	Select Bank 0
MOV	LW	0xF3	;	
MOV	WF	PORTA	;	Initialize PORTA
			;	RA<3:2> are output low
			;	RA<5:4> and RA<1:0>
			;	are inputs
			;	(outputs floating)

FIGURE 10-1:

RA0 AND RA1 BLOCK DIAGRAM



#### FIGURE 10-2: RA2 BLOCK DIAGRAM



#### 10.10.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 10-20). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before executing the instruction that reads the values on that I/O port. Otherwise, the previous state of that pin may be read into the CPU, rather than the "new" state. When in doubt, it is better to separate these instructions with a NOP, or another instruction not accessing this I/O port.

Figure 10-21 shows the I/O model which causes this situation. As the effective capacitance (C) becomes larger, the rise/fall time of the I/O pin increases. As the device frequency increases, or the effective capacitance increases, the possibility of this subsequent PORTx read-modify-write instruction issue increases. This effective capacitance includes the effects of the board traces.

The best way to address this is to add a series resistor at the I/O pin. This resistor allows the I/O pin to get to the desired level before the next instruction.

The use of NOP instructions between the subsequent PORTx read-modify-write instructions, is a lower cost solution, but has the issue that the number of NOP instructions is dependent on the effective capacitance C and the frequency of the device.



## FIGURE 10-20: SUCCESSIVE I/O OPERATION

#### FIGURE 10-21: I/O CONNECTION ISSUES



#### 13.1.3.1 PWM Periods

The period of the PWM1 output is determined by Timer1 and its period register (PR1). The period of the PWM2 and PWM3 outputs can be individually software configured to use either Timer1 or Timer2 as the timebase. For PWM2, when TM2PW2 bit (PW2DCL<5>) is clear, the time base is determined by TMR1 and PR1 and when TM2PW2 is set, the time base is determined by Timer2 and PR2. For PWM3, when TM2PW3 bit (PW3DCL<5>) is clear, the time base is determined by TMR1 and PR1, and when TM2PW3 is set, the time base is determined by Timer2 and PR2.

Running two different PWM outputs on two different timers allows different PWM periods. Running all PWMs from Timer1 allows the best use of resources by freeing Timer2 to operate as an 8-bit timer. Timer1 and Timer2 cannot be used as a 16-bit timer if any PWM is being used.

The PWM periods can be calculated as follows:

period of PWM1 =  $[(PR1) + 1] \times 4TOSC$ 

period of PWM2 =  $[(PR1) + 1] \times 4TOSC$  or  $[(PR2) + 1] \times 4TOSC$ 

period of PWM3 = 
$$[(PR1) + 1] \times 4TOSC$$
 or  
 $[(PR2) + 1] \times 4TOSC$ 

The duty cycle of PWMx is determined by the 10-bit value DCx<9:0>. The upper 8-bits are from register PWxDCH and the lower 2-bits are from PWxDCL<7:6> (PWxDCH:PWxDCL<7:6>). Table 13-4 shows the maximum PWM frequency (FPWM), given the value in the period register.

The number of bits of resolution that the PWM can achieve depends on the operation frequency of the device as well as the PWM frequency (FPWM).

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log\left(2\right)} \quad \text{bits}$$

where: FPWM = 1 / period of PWM

The PWMx duty cycle is as follows:

PWMx Duty Cycle =  $(DCx) \times TOSC$ 

where DCx represents the 10-bit value from PWxDCH:PWxDCL.

If DCx = 0, then the duty cycle is zero. If PRx = PWxDCH, then the PWM output will be low for one to four Q-clocks (depending on the state of the PWxDCL<7:6> bits). For a duty cycle to be 100%, the PWxDCH value must be greater then the PRx value.

The duty cycle registers for both PWM outputs are double buffered. When the user writes to these registers, they are stored in master latches. When TMR1 (or TMR2) overflows and a new PWM period begins, the master latch values are transferred to the slave latches and the PWMx pin is forced high.

Note:	For PW1DCH, PW1DCL, PW2DCH,								
	PW2DCL, PW3DCH and PW3DCL regis-								
	ters, a write operation writes to the "master								
	latches", while a read operation reads the								
	"slave latches". As a result, the user may								
	not read back what was just written to the								
	duty cycle registers (until transferred to								
	slave latch).								

The user should also avoid any "read-modify-write" operations on the duty cycle registers, such as: ADDWF PW1DCH. This may cause duty cycle outputs that are unpredictable.

TABLE 13-4:	PWM FREQUENCY vs.
	<b>RESOLUTION AT 33 MHz</b>

PWM	Frequency (kHz)								
Frequency	32.2	64.5	90.66	128.9	515.6				
PRx Value	0xFF	0x7F	0x5A	0x3F	0x0F				
High Resolution	10-bit	9-bit	8.5-bit	8-bit	6-bit				
Standard Resolution	8-bit	7-bit	6.5-bit	6-bit	4-bit				

13.1.3.2 PWM INTERRUPTS

The PWM modules make use of the TMR1 and/or TMR2 interrupts. A timer interrupt is generated when TMR1 or TMR2 equals its period register and on the following increment is cleared to zero. This interrupt also marks the beginning of a PWM cycle. The user can write new duty cycle values before the timer rollover. The TMR1 interrupt is latched into the TMR1IF bit and the TMR2 interrupt is latched into the TMR2IF bit. These flags must be cleared in software.

### 14.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. Table 14-2 shows the formula for computation of the baud rate for different USART modes. These only apply when the USART is in Synchronous Master mode (internal clock) and Asynchronous mode.

Given the desired baud rate and Fosc, the nearest integer value between 0 and 255 can be calculated using the formula below. The error in baud rate can then be determined.

## TABLE 14-2: BAUD RATE FORMULA

SYNC	Mode	Baud Rate
0	Asynchronous	Fosc/(64(X+1))
1	Synchronous	Fosc/(4(X+1))

X = value in SPBRG (0 to 255)

Example 14-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 SYNC = 0

#### EXAMPLE 14-1: CALCULATING BAUD RATE ERROR



Writing a new value to the SPBRG, causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

#### Effects of Reset

After any device RESET, the SPBRG register is cleared. The SPBRG register will need to be loaded with the desired value after each RESET.

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
-	13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
SART	15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	-	-	TRMT	TX9D	00001x	00001u
SU	17h, Bank 0	SPBRG1	Baud Rat	3aud Rate Generator Register							0000 0000	0000 0000
2	13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	-	FERR	OERR	RX9D	0000 -00x	0000 -00u
ART	15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	-	-	TRMT	TX9D	00001x	0000lu
SU	17h, Bank 4	SPBRG2	Baud Rat	e Generat	tor Registe	r					0000 0000	0000 0000

## TABLE 14-3: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Baud Rate Generator.

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address and if this will be a read or write data transfer.

The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON1<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

### 15.2.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data when required (slavetransmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge ( $\overline{ACK}$ ) pulse and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON1<6>) was set before the transfer was received.

If the BF bit is set, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF and SSPOV are set. Table 15-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101 of the Electrical Specifications.

## 15.2.6 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master operation, the SDA line must be monitored for arbitration, to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A START Condition
- A Repeated Start Condition
- An Acknowledge Condition

#### 15.2.7 I<sup>2</sup>C MASTER MODE SUPPORT

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. Once Master mode is enabled, the user has six options.

- · Assert a START condition on SDA and SCL.
- Assert a Repeated Start condition on SDA and SCL.
- Write to the SSPBUF register initiating transmission of data/address.
- Generate a STOP condition on SDA and SCL.
- Configure the I<sup>2</sup>C port to receive data.
- Generate an Acknowledge condition at the end of a received byte of data.

Note:	The MSSP Module, when configured in I <sup>2</sup> C
	Master mode, does not allow queueing of
	events. For instance: The user is not
	allowed to initiate a START condition and
	immediately write the SSPBUF register to
	initiate transmission before the START
	condition is complete. In this case, the
	SSPBUF will not be written to and the
	WCOL bit will be set, indicating that a write
	to the SSPBUF did not occur.

## 15.2.7.1 I<sup>2</sup>C Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz, or 1 MHz I<sup>2</sup>C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSP-BUF. Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state

### 15.2.9 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the START condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the START condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the baud rate generator is suspended, leaving the SDA line held low and the START condition is complete.

Note: If at the beginning of START condition, the SDA and SCL pins are already sampled low, or if during the START condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs. The Bus Collision Interrupt Flag (BCLIF) is set, the START condition is aborted and the I<sup>2</sup>C module is reset into its IDLE state.

## FIGURE 15-20: FIRST START BIT TIMING



If the user writes the SSPBUF when a START sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

**Note:** Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.



#### 16.10 References

A good reference for understanding A/D converter is the "Analog-Digital Conversion Handbook" third edition, published by Prentice Hall (ISBN 0-13-03-2848-0).

TABLE 16-3:	<b>REGISTERS/BITS ASSOCIATED WITH A</b>	/D

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR, WDT
06h, unbanked	CPUSTA	_		STAKAV	GLINTD	TO	PD	POR	BOR	11 1100	11 qq11
07h, unbanked	INTSTA	PEIF	<b>T0CKIF</b>	TOIF	INTF	PEIE	TOCKIE	TOIE	INTE	0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	_	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	_	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
10h, Bank 5	DDRF	Data Direc	tion Regist	er for POR	ΓF					1111 1111	1111 1111
11h, Bank 5	PORTF	RF7/ AN11	RF6/ AN10	RF5/ AN9	RF4/ AN8	RF3/ AN7	RF2/ AN6	RF1/ AN5	RF0/ AN4	0000 0000	0000 0000
12h, Bank 5	DDRG	Data Direc	tion registe	r for PORT	G					1111 1111	1111 1111
13h, Bank 5	PORTG	RG7/ TX2/CK2	RG6/ RX2/DT2	RG5/ PWM3	RG4/ CAP3	RG3/ AN0/VREF+	RG2/ AN1/VREF-	RG1/ AN2	RG0/ AN3	xxxx 0000	uuuu 0000
14h, Bank 5	ADCON0	CHS3	CHS2	CHS1	CHS0	_	GO/DONE	_	ADON	0000 -0-0	0000 -0-0
15h, Bank 5	ADCON1	ADCS1	ADCS0	ADFM	_	PCFG3	PCFG2	PCFG1	PCFG0	000- 0000	000- 0000
16h, Bank 5	ADRESL	A/D Resu	It Low Regi		XXXX XXXX	uuuu uuuu					
17h, Bank 5	ADRESH	A/D Resu	It High Reg	ister						XXXX XXXX	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note: Other (non power-up) RESETS include: external RESET through MCLR and Watchdog Timer Reset.

## 17.6 In-Circuit Serial Programming

The PIC17C7XX group of the high-end family (PIC17CXXX) has an added feature that allows serial programming while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware to be programmed.

Devices may be serialized to make the product unique; "special" variants of the product may be offered and code updates are possible. This allows for increased design flexibility.

To place the device into the Serial Programming Test mode, two pins will need to be placed at VIHH. These are the TEST pin and the MCLR/VPP pin. Also, a sequence of events must occur as follows:

- 1. The TEST pin is placed at VIHH.
- 2. The MCLR/VPP pin is placed at VIHH.

There is a setup time between step 1 and step 2 that must be met.

After this sequence, the Program Counter is pointing to program memory address 0xFF60. This location is in the Boot ROM. The code initializes the USART/SCI so that it can receive commands. For this, the device must be clocked. The device clock source in this mode is the RA1/T0CKI pin. After delaying to allow the USART/SCI to initialize, commands can be received. The flow is shown in these 3 steps:

- 1. The device clock source starts.
- 2. Wait 80 device clocks for Boot ROM code to configure the USART/SCI.
- 3. Commands may now be sent.

	During Programming							
Name	Function	Туре	Description					
RA4/RX1/DT1	DT	I/O	Serial Data					
RA5/TX1/CK1	СК	I	Serial Clock					
RA1/T0CKI	OSCI	I	Device Clock Source					
TEST	TEST	I	Test mode selection control input, force to VIHH					
MCLR/VPP	MCLR/Vpp	Р	Master Clear Reset and Device Programming Voltage					
Vdd	Vdd	Р	Positive supply for logic and I/O pins					
Vss	Vss	Р	Ground reference for logic and I/O pins					

#### TABLE 17-3: ICSP INTERFACE PINS

For complete details of serial programming, please refer to the PIC17C7XX Programming Specification. (Contact your local Microchip Technology Sales Office for availability.)

FIGURE 17-3:

#### TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



MULLW	Multiply I	_iteral with	WREG	MU	MULWF		Multiply WREG with f			
Syntax:	[ label ]	MULLW k		Syn	tax:	[label] MULWF f				
Operands:	$0 \le k \le 25$	5		Ope	rands:	$0 \le f \le 255$				
Operation:	ation: $(k \times WREG) \rightarrow PRODH:PRODL$ Operation:		ration:	(WREG x	(WREG x f) $\rightarrow$ PRODH:PRODL					
Status Affected:	None			Stat	us Affected:	None				
Encoding:	1011	1100 kk	kk kkkk	Enc	oding:	0011	0100 fff	f ffff		
Description:	An unsigne out betwee and the 8-b result is pla register pai high byte. WREG is u None of the Note that n is possible result is po	ed multiplicatio n the contents bit literal 'k'. Th aced in PROD rr. PRODH cor Inchanged. e status flags a either overflov in this operatio ssible, but not	n is carried of WREG e 16-bit H:PRODL ntains the are affected. v, nor carry on. A zero detected.	Des	Description:		An unsigned multiplication is carrie out between the contents of WRE and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both WREG and 'f' are unchanged None of the status flags are affect Note that neither overflow, nor car is possible in this operation. A zer result is possible, but not detected			
Words:	1			Wo	rds:	1				
Cycles:	1			Сус	Cycles: 1					
Q Cycle Activity:				QC	ycle Activity:					
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4		
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL		Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL		
Example:	MULLW	0xC4		Exa	imple:	MULWF	REG			
Before Instruction WREG = 0xE2 PRODH = ? PRODL = ? After Instruction WREG = 0xC4 PRODH = 0xAD			Before Instr WREG REG PRODH PRODL After Instruct WREG	uction = 0 = 0 = ? = ? tion = 0	xC4 xB5 xC4					
PRODL	= 0>	(08			REG PRODH PRODL	= 0 = 0 = 0	хВ5 x8A x94			

RET	ETURN Return from Subroutine								
Synt	ax:	[ label ]	RETUR	N					
Operands: None									
Ope	ration:	$TOS \to P$	C;						
Statu	us Affected:	None							
Enco	oding:	0000	0000	0000	0010				
Des	cription:	Return fror popped an is loaded in	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter.						
Wor	ds:	1	1						
Cycl	es:	2	2						
QC	vcle Activity:								
	Q1	Q2	Q3	3	Q4				
	Decode	No operation	Proce Dat	ess F a fro	POP PC				
	No operation	No operation	No opera	tion o	No peration				
			•						

Example: RETURN

After Interrupt PC = TOS

RLCF	Rotate L	Rotate Left f through Carry							
Syntax:	[ label ]	[ <i>label</i> ] RLCF f,d							
Operands:	$0 \le f \le 25$ d $\in [0,1]$	5							
Operation:	$f < n > \rightarrow d$ $f < 7 > \rightarrow C$ $C \rightarrow d < 0$	$f < n > \rightarrow d < n+1 >;$ $f < 7 > \rightarrow C;$ $C \rightarrow d < 0 >$							
Status Affected:	С								
Encoding:	0001	101d	ffff	ffff					
Flag. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is stored back in register 'f'.									
Q Cycle Activity:	1								
Q1	Q2	Q3		Q4					
Decode	Read register 'f'	Proces Data	s W des	rite to tination					
Example: Before Instru	RLCF	REG,0							
REG = 1110 0110									

After Instruction

ter instruction									
REG	=	1110	0110						
WREG	=	1100	1100						
С	=	1							

### 20.1 DC Characteristics

			Standard	Operati	ng Cond	itions (u	nless otherwise stated)			
PIC17LC7XX	-08		Operating temperature							
(Commerci	al, Industria	l)	-40°C $\leq$ TA $\leq$ +85°C for industrial and							
					0°	°C ≤ T/	$A \leq +70^{\circ}C$ for commercial			
PIC17C7XX-1	6		Standard	Operati	ng Cond	itions (u	nless otherwise stated)			
(Commerci	al Industria	Extended)	Operating	tempera	ature					
PIC17C7XX-3	33				-4	$0^{\circ}C \leq TA$	$\leq$ +125°C for extended			
(Commerci	al. Industria	I. Extended)			-4	$0^{\circ}C \leq TA$	$A \leq +85^{\circ}C$ for industrial			
(	,	,,			0°	°C ≤ TA	$A \leq +70^{\circ}C$ for commercial			
Param.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions			
No.										
D001	Vdd	Supply Voltage								
		PIC17LC7XX	3.0		5.5	V				
D001		PIC17C7XX-33	4.5		5.5	V				
		PIC17C7XX-16	VBOR	—	5.5	V	(BOR enabled) (Note 5)			
D002	Vdr	RAM Data Retention	1.5			V	Device in SLEEP mode			
		Voltage (Note 1)								
D003	VPOR	VDD Start Voltage to	_	Vss	_	V	See section on Power-on			
		ensure internal					Reset for details			
		Power-on Reset signal								
D004	SVDD	VDD Rise Rate to ensure	e proper op	peration						
		PIC17LCXX	0.010	_	_	V/ms	See section on Power-on			
							Reset for details			
D004		PIC17CXX	0.085	_		V/ms	See section on Power-on			
							Reset for details			
D005	VBOR	Brown-out Reset	3.65		4.35	V				
		voltage trip point								
D006	VPORTP	Power-on Reset trip		2.2	_	V	VDD = VPORTP			
		point								

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

**Note 1:** This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT disabled.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as:  $VDD/(2 \bullet R)$ .

For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes Extended Microcontroller mode).

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula IR = VDD/2REXT (mA) with REXT in kOhm.
- 5: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device (-16) will operate correctly to this trip point.

#### FIGURE 20-20: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### TABLE 20-15: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Unit s	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before $CK\downarrow$ (DT setup time)	15	_		ns	
126	TckL2dtl	Data hold after CK $\downarrow$ (DT hold time)	15			ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.



### FIGURE 20-25: MEMORY INTERFACE READ TIMING

#### TABLE 20-21: MEMORY INTERFACE READ REQUIREMENTS

Param. No.	Sym	Characteristic	c	Min	Тур†	Max	Unit s	Conditions
150	TadV2alL	AD15:AD0 (address) valid to	PIC17 <b>C</b> XXX	0.25Tcy - 10	_	—	ns	
		ALE↓ (address setup time)	PIC17LCXXX	0.25Tcy - 10	_	—		
151	TalL2adl	ALE $\downarrow$ to address out invalid	PIC17 <b>C</b> XXX	5	_	_	ns	
		(address hold time)	PIC17LCXXX	5		_		
160	TadZ2oeL	AD15:AD0 hi-impedance to	PIC17 <b>C</b> XXX	0	_	_	ns	
		OE↓	PIC17LCXXX	0		_		
161	ToeH2ad	OE <sup>↑</sup> to AD15:AD0 driven	PIC17 <b>C</b> XXX	0.25Tcy - 15		_	ns	
	D		PIC17 <b>LC</b> XXX	0.25Tcy - 15		_		
162	TadV2oeH	Data in valid before $\overline{OE}^{\uparrow}$	PIC17 <b>C</b> XXX	35		_	ns	
		(data setup time)	PIC17 <b>LC</b> XXX	45				
163	ToeH2adl	OE <sup>↑</sup> to data in invalid	PIC17 <b>C</b> XXX	0	_		ns	
		(data hold time)	PIC17 <b>LC</b> XXX	0	_			
164	TalH	ALE pulse width	PIC17 <b>C</b> XXX	_	0.25TCY	—	ns	
			PIC17LCXXX	—	0.25TCY	—		
165	ToeL	OE pulse width	PIC17 <b>C</b> XXX	0.5Tcy - 35	_	_	ns	
			PIC17LCXXX	0.5Tcy - 35		_		
166	TalH2alH	ALE↑ to ALE↑(cycle time)	PIC17 <b>C</b> XXX	—	Тсү	—	ns	
			PIC17LCXXX	—	TCY	—		
167	Tacc	Address access time	PIC17 <b>C</b> XXX	_	_	0.75Tcy - 30	ns	
			PIC17LCXXX		_	0.75Tcy - 45		
168	Toe	Output enable access time	PIC17 <b>C</b> XXX		_	0.5Tcy - 45	ns	
		(OE low to data valid)	PIC17LCXXX	_		0.5Tcy - 75		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.





## FIGURE 21-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD

FIGURE 21-7: TYPICAL IDD vs. Fosc OVER VDD (LF MODE)







FIGURE 21-11: TYPICAL AND MAXIMUM IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED, -40°C to +125°C)



FIGURE 21-12: TYPICAL AND MAXIMUM IPD vs. VDD (SLEEP MODE, BOR ENABLED, -40°C to +125°C)





FIGURE 21-17: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 5V, -40°C TO +125°C)



