



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c752-16e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

# 4.1.4 EXTERNAL CLOCK OSCILLATOR

In the EC oscillator mode, the OSC1 input can be driven by CMOS drivers. In this mode, the OSC1/ CLKIN pin is hi-impedance and the OSC2/CLKOUT pin is the CLKOUT output (4 Tosc).





### 4.1.5 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used, or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with series resonance, or one with parallel resonance.

Figure 4-5 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

### FIGURE 4-5:

#### EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT



Figure 4-6 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330  $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.





# 5.1 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)

# 5.1.1 POWER-ON RESET (POR)

The Power-on Reset circuit holds the device in RESET until VDD is above the trip point (in the range of 1.4V -2.3V). The devices produce an internal RESET for both rising and <u>falling</u> VDD. To take advantage of the POR, just tie the MCLR/VPP pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD is required. See Electrical Specifications for details.

Figure 5-2 and Figure 5-3 show two possible POR circuits.

# FIGURE 5-2: USING ON-CHIP POR



### FIGURE 5-3: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



# 5.1.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 96 ms time-out (nominal) on power-up. This occurs from the rising edge of the internal POR signal if VDD and MCLR are tied, or after the first rising edge of MCLR (detected high). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. In most cases, the PWRT delay allows VDD to rise to an acceptable level.

The power-up time delay will vary from chip to chip and with VDD and temperature. See DC parameters for details.

### 5.1.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (1024Tosc) delay whenever the PWRT is invoked, or a wake-up from SLEEP event occurs in XT or LF mode. The PWRT and OST operate in parallel.

The OST counts the oscillator pulses on the OSC1/ CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilize before the device exits RESET. The length of the time-out is a function of the crystal/ resonator frequency.

Figure 5-4 shows the operation of the OST circuit. In this figure, the oscillator is of such a low frequency that although enabled simultaneously, the OST does not time-out until after the Power-up Timer time-out.

### FIGURE 5-4: OSCILLATOR START-UP TIME(LOWFREQUENCY)



This figure shows in greater detail the timings involved with the oscillator start-up timer. In this example, the low frequency crystal start-up time is larger than power-up time (TPWRT).

Tosc1 = time for the crystal oscillator to react to an oscillation level detectable by the Oscillator Start-up Timer (OST).

TOST = 1024TOSC.

NOTES:

#### 13.1.2 TIMER1 AND TIMER2 IN 16-BIT MODE

To select 16-bit mode, set the T16 bit. In this mode, TMR2 and TMR1 are concatenated to form a 16-bit timer (TMR2:TMR1). The 16-bit timer increments until it matches the 16-bit period register (PR2:PR1). On the following timer clock, the timer value is reset to 0h, and the TMR1IF bit is set.

When selecting the clock source for the 16-bit timer, the TMR1CS bit controls the entire 16-bit timer and TMR2CS is a "don't care", however, ensure that TMR2ON is set (allows TMR2 to increment). When TMR1CS is clear, the timer increments once every instruction cycle (Fosc/4). When TMR1CS is set, the timer increments on every falling edge of the RB4/TCLK12 pin. For the 16-bit timer to increment, both TMR1ON and TMR2ON bits must be set (Table 13-2).

# TABLE 13-2: TURNING ON 16-BIT TIMER

T16	TMR2ON	TMR1ON	Result
1	1	1	16-bit timer (TMR2:TMR1) ON
1	0	1	Only TMR1 increments
1	х	0	16-bit timer OFF
0	1	1	Timers in 8-bit mode



# 13.1.2.1 External Clock Input for TMR2:TMR1

When TMR1CS is set, the 16-bit TMR2:TMR1 increments on the falling edge of clock input TCLK12. The input on the RB4/TCLK12 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on RB4/TCLK12 to the time TMR2:TMR1 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section. This mode (3 Capture, 1 Period) is selected if control bit CA1/PR3 is clear. In this mode, the Capture1 register, consisting of high byte (PR3H/CA1H) and low byte (PR3L/CA1L), is configured as the period control register for TMR3. Capture1 is disabled in this mode and the corresponding interrupt bit, CA1IF, is never set. TMR3 increments until it equals the value in the period register and then resets to 0000h on the next timer clock.

All other Captures are active in this mode.

### 13.2.1.1 Capture Operation

The CAxED1 and CAxED0 bits determine the event on which capture will occur. The possible events are:

- Capture on every falling edge
- Capture on every rising edge
- Capture every 4th rising edge
- Capture every 16th rising edge

When a capture takes place, an interrupt flag is latched into the CAxIF bit. This interrupt can be enabled by setting the corresponding mask bit CAxIE. The Peripheral Interrupt Enable bit (PEIE) must be set and the Global Interrupt Disable bit (GLINTD) must be cleared for the interrupt to be acknowledged. The CAxIF interrupt flag bit is cleared in software.

When the capture prescale select is changed, the prescaler is not reset and an event may be generated. Therefore, the first capture after such a change will be ambiguous. However, it sets the time-base for the next capture. The prescaler is reset upon chip RESET.

The capture pin, CAPx, is a multiplexed pin. When used as a port pin, the capture is not disabled. However, the user can simply disable the Capture interrupt by clearing CAxIE. If the CAPx pin is used as an output pin, the user can activate a capture by writing to the port pin. This may be useful during development phase to emulate a capture interrupt. The input on the capture pin CAPx is synchronized internally to internal phase clocks. This imposes certain restrictions on the input waveform (see the Electrical Specification section for timing).

The capture overflow status flag bit is double buffered. The master bit is set if one captured word is already residing in the Capture register (CAxH:CAxL) and another "event" has occurred on the CAPx pin. The new event will not transfer the TMR3 value to the capture register, protecting the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture register, the master overflow bit is transferred to the slave overflow bit (CAxOVF) and then the master bit is reset. The user can then read TCONx to determine the value of CAx-OVF.

The recommended sequence to read capture registers and capture overflow flag bits is shown in Example 13-1.

# 14.3 USART Synchronous Master Mode

In Master Synchronous mode, the data is transmitted in a half-duplex manner; i.e., transmission and reception do not occur at the same time: when transmitting data, the reception is inhibited and vice versa. The synchronous mode is entered by setting the SYNC (TXSTA<4>) bit. In addition, the SPEN (RCSTA<7>) bit is set in order to configure the I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting the CSRC (TXSTA<7>) bit.

### 14.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 14-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer TXREG. TXREG is loaded with data in software. The TSR is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), TXREG is empty and the TXIF bit is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit. TXIF will be set regardless of the state of bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of TXREG, TRMT (TXSTA<1>) shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the TX/CK pin. Data out is stable around the falling edge of the synchronous clock (Figure 14-9). The transmission can also be started by first loading TXREG and then setting TXEN. This is advantageous when slow baud rates are selected, since BRG is kept in RESET when the TXEN, CREN, and SREN bits are clear. Setting the TXEN bit will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to the TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The RX/DT and TX/CK pins will revert to hi-impedance. If either CREN or SREN are set during a transmission, the transmission is aborted and the RX/ DT pin reverts to a hi-impedance state (for a reception). The TX/CK pin will remain an output if the CSRC bit is set (internal clock). The transmitter logic is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear the TXEN bit. If the SREN bit is set (to interrupt an ongoing transmission and receive a single word), then after the single word is received, SREN will be cleared and the serial port will revert back to transmitting, since the TXEN bit is still set. The DT line will immediately switch from hiimpedance Receive mode to transmit and start driving. To avoid this, TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty). If the TSR was empty and TXREG was written before writing the "new" TX9D, the "present" value of TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (see Baud Rate Generator Section for details).
- 2. Enable the synchronous master serial port by setting the SYNC, SPEN, and CSRC bits.
- 3. Ensure that the CREN and SREN bits are clear (these bits override transmission when set).
- If interrupts are desired, then set the TXIE bit (the GLINTD bit must be clear and the PEIE bit must be set).
- 5. If 9-bit transmission is desired, then set the TX9 bit.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN), allows transmission to start sooner than doing these two events in the reverse order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is reenabled.

# 15.3 Connection Considerations for I<sup>2</sup>C Bus

For standard mode  $I^2C$  bus devices, the values of resistors  $R_p R_s$  in Figure 15-42 depends on the following parameters:

- Supply voltage
- Bus capacitance
- Number of connected devices (input current + leakage current)

The supply voltage limits the minimum value of resistor  $R_p$  due to the specified minimum sink current of 3 mA at VoL max = 0.4V for the specified output stages. For

example, with a supply voltage of VDD =  $5V \pm 10\%$  and VOL max = 0.4V at 3 mA,  $R_p \min$  = (5.5-0.4)/0.003 = 1.7 k $\Omega$ . VDD as a function of  $R_p$  is shown in Figure 15-42. The desired noise margin of 0.1 VDD for the low level, limits the maximum value of  $R_s$ . Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections and pins. This capacitance limits the maximum value of  $R_p$  due to the specified rise time (Figure 15-42).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register and controls the slew rate of the I/O pins when in  $I^2C$  mode (master or slave).

# FIGURE 15-42: SAMPLE DEVICE CONFIGURATION FOR I<sup>2</sup>C BUS



# 16.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has twelve analog inputs for the PIC17C75X devices and sixteen for the PIC17C76X devices.

The analog input charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation. This A/D conversion of the analog input signal, results in a corresponding 10-bit digital number.

The analog reference voltages (positive and negative supply) are software selectable to either the device's supply voltages (AVDD, AVss), or the voltage level on the RG3/AN0/VREF+ and RG2/AN1/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D clock must be derived from the A/D's internal RC oscillator.

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register0 (ADCON0)
- A/D Control Register1 (ADCON1)

The ADCON0 register, shown in Register 16-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 16-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RG3 and RG2 can also be the voltage references), or as digital I/O.

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0		
	CHS3	CHS2	CHS1	CHS0		GO/DONE		ADON		
	bit 7							bit 0		
bit 7-4	CHS3:CH 0000 = ch	<b>S0</b> : Analog Cha annel 0, (AN0) annel 1, (AN1)	innel Sele	ct bits						
	0010 = ch 0011 = ch 0100 = ch 0101 = ch	annel 2, (AN2) annel 3, (AN3) annel 4, (AN4)								
	0110 = ch 0111 = ch 1000 = ch 1001 = ch	annel 6, (AN6) annel 7, (AN7) annel 8, (AN8) annel 9, (AN9)	2)							
	1010 = ch 1011 = ch 1100 = ch 1101 = ch 1110 = ch 1111 = ch 11xx = <b>RE</b>	1010 = channel 10, (AN10) 1011 = channel 11, (AN11) 1100 = channel 12, (AN12) (PIC17C76X only) 1101 = channel 13, (AN13) (PIC17C76X only) 1110 = channel 14, (AN14) (PIC17C76X only) 1111 = channel 15, (AN15) (PIC17C76X only)								
bit 3	Unimplem	nented: Read a	s '0'							
bit 2	GO/DONE: A/D Conversion Status bit									
	<ul> <li><u>If ADON = 1:</u></li> <li>1 = A/D conversion in progress (setting this bit starts the A/D conversion, which is automatically cleared by hardware when the A/D conversion is complete)</li> <li>0 = A/D conversion not in progress</li> </ul>									
bit 1	Unimplem	nented: Read a	s '0'							
bit 0	<b>ADON</b> : A/I 1 = A/D cc 0 = A/D cc	D On bit onverter module onverter module	is operati is shut-of	ng f and consur	nes no oper	ating current				
	Legend:									
	R = Reada	able bit	W = W	ritable bit	U = Unin	nplemented bit,	read as '0	,		
	- n = Value	e at POR Reset	'1' = B	it is set	'0' = Bit i	s cleared x	= Bit is un	known		

# REGISTER 16-1: ADCON0 REGISTER (ADDRESS: 14h, BANK 5)

# 16.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

- 8Tosc
- 32Tosc
- 64Tosc
- Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu s.$ 

Table 16-1 and Table 16-2 show the resultant TAD times derived from the device operating frequencies and the A/D clock source selected. These times are for standard voltage range devices.

# TABLE 16-1: TAD VS. DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (C))

AD Clock S	Max Fosc	
Operation	ADCS1:ADCS0	(MHz)
8Tosc	00	5
32Tosc	01	20
64Tosc	10	33
RC	11	_

**Note:** When the device frequency is greater than 1 MHz, the RC A/D conversion clock source is only recommended for SLEEP operation.

# TABLE 16-2: TAD VS. DEVICE OPERATING FREQUENCIES (EXTENDED VOLTAGE DEVICES (LC))

AD Clock S	Max Fosc	
Operation	ADCS1:ADCS0	(MHz)
8Tosc	00	2.67
32Tosc	01	10.67
64Tosc	10	21.33
RC	11	_

**Note:** When the device frequency is greater than 1 MHz, the RC A/D conversion clock source is only recommended for SLEEP operation.



BSF	SF Bit Set f						
Synt	ax:	[ <i>label</i> ] E	BSF f,t	)			
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \end{array}$					
Ope	ration:	$1 \rightarrow (f < b >$	•)				
Status Affected: None							
Enco	oding:	1000	0bbb	fff	f	ffff	
Des	Description: Bit 'b' in register 'f' is set.						
Words: 1							
Cycles:		1	1				
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read register 'f'	Proce Dat	ess a	re	Write gister 'f'	
Example: BSF FLAG_REG, 7 Before Instruction FLAG_REG = 0x0A							
	After Instruct FLAG_R	tion EG = 0x	:8A				

BTF	BTFSC Bit Test, skip if Clear						
Synt	ax:	[label] B	[label] BTFSC f,b				
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \end{array}$					
Operation: skip if (f <b>) = 0</b>							
Statu	us Affected: None						
Enco	oding:	1001	1bbb ff	ff ffff			
Deso	cription:	If bit 'b' in re instruction i If bit 'b' is 0,	gister 'f' is 0, th s skipped. then the next i	nen the next			
		cution is discarded and a NOP is executed instead, making this a two-cycle instruction.					
Wor	ds:	1					
Cycl	es:	1(2)					
QC	cle Activity:						
	Q1	Q2 Q3 Q4					
	Decode	Read register 'f'	Process Data	No operation			
lf ski	Decode	Read register 'f'	Process Data	No operation			
lf ski	Decode ip: Q1	Read register 'f' Q2	Process Data Q3	No operation Q4			
lf ski	Decode p: Q1 No operation	Read register 'f' Q2 No operation	Process Data Q3 No operation	No operation Q4 No operation			
lf ski <u>Exar</u>	Decode p: Q1 No operation mple:	Read register 'f' Q2 No operation HERE E FALSE : TRUE :	Process Data Q3 No operation TFSC FLAC	No operation Q4 No operation			
lf ski <u>Exar</u>	Decode p: Q1 No operation mple: Before Instruct PC	Read register 'f' Q2 No operation HERE B FALSE : TRUE : ction = adu	Process Data Q3 No operation TFSC FLAC	No operation Q4 No operation			
lf ski <u>Exar</u>	Decode p: Q1 No operation mple: Before Instruct PC After Instructi If FLAG<7 PC	Read register 'f' Q2 No operation HERE E FALSE : TRUE : Ction = add ion 1> = 0; = add	Process Data Q3 No operation TFSC FLAC dress (HERE) dress (TRUE)	No operation Q4 No operation			

Compare f with WREG, CPFSEQ skip if f = WREG							
ax:	[label] C	[label] CPFSEQ f					
rands:	$0 \le f \le 255$	$0 \le f \le 255$					
ration:	(f) – (WRE skip if (f) = (unsigned	G), (WREG) comparison)	)				
us Affected:	None						
oding:	0011	0001 ffi	ff ffff				
cription:	Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If 'f' = WREG, then the fetched instruc- tion is discarded and a NOP is executed instead, making this a two-cycle instruction.						
ds:	1						
es:	1 (2)	1 (2)					
cle Activity:							
Q1	Q2	Q3	Q4				
Decode	Read register 'f'	Process Data	No operation				
p:							
Q1	Q2	Q3	Q4				
No operation	No operation	No operation	No operation				
nple:	HERE ( NEQUAL : EQUAL :	CPFSEQ REG					
Before Instruction PC Address = HERE WREG = ? REG = ? After Instruction If REG = WREG; PC = Address (EQUAL)							
	SEQ ax: rands: ration: us Affected: oding: cription: ds: es: /cle Activity: Q1 Decode p: Q1 Decode p: Q1 No operation mple: Before Instruct // PC Addre WREG REG After Instruct If REG PC	Compare skip if f =SEQskip if f =ax: $[ label ]$ Crands: $0 \le f \le 255$ ration: $(f) - (WRE)$ skip if (f) =(unsigned)us Affected:Noneoding: $0011$ cription:Comparest tlocation 'f' toperforming iinstead, mainstruction.ds:1es:1 (2)//cle Activity:Q1Q1Q2DecodeReadregister 'f'p:Q1Q1Q2NoNooperationoperationmple:HEREWREG=REG=REG=After InstructionIf REGIf REG=PC=After InstructionIf REG=PC=After InstructionIf REG=PC=After InstructionIf REG=PC=AdditionIf REG=Yer=After InstructionIf REG=Yer=After InstructionIf REG=YerYer=After InstructionIf REGYerYerYerYerYerYerYerYerYerYerYerYer <t< td=""><td>Compare f with WREGSEQskip if f = WREGax:<math>[label]</math> CPFSEQ frands:<math>0 \le f \le 255</math>ration:<math>(f) - (WREG)</math>, skip if <math>(f) = (WREG)</math> (unsigned comparison)us Affected:Noneoding:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>0011</math><math>0001</math>ff:<math>ff:</math><math>0001</math>ff:<math>ff:</math><math>0001</math>ff:<math>ff:</math><math>0001</math>ff:<math>ff:</math><math>0001</math>ff:<math>ff:</math><math>0001</math>ff:<math>ff:</math><math>0001</math>ff:<math>ff:</math><math>0001</math>ff:<math>ff:</math><math>0001</math>ff:<math>0001</math><math>ff:</math>get:<math>1(2)</math><math>gf:</math>get:<math>1(2)</math><math>gf:</math>get:<math>1(2)</math><math>gf:</math>get:<math>1(2)</math><math>gf:</math>get:<math>1(2)</math><math>gf:</math>get:<math>1(2)</math><math>gf:</math>get:<math>1(2)</math><math>gf:</math>get:<math>1(2)</math><math>gf:</math>get:<!--</td--></td></t<>	Compare f with WREGSEQskip if f = WREGax: $[label]$ CPFSEQ frands: $0 \le f \le 255$ ration: $(f) - (WREG)$ , skip if $(f) = (WREG)$ (unsigned comparison)us Affected:Noneoding: $0011$ $0001$ ff: $ff:$ $0001$ ff: $0001$ $ff:$ get: $1(2)$ $gf:$ get: </td				

CPFSGT	Compare skip if f >	f with W WREG	REG,			
Syntax:	[label] C	CPFSGT	f			
Operands:	$0 \le f \le 255$	5				
Operation:	(f) – (WRE skip if (f) > (unsigned	) son)				
Status Affected:	None					
Encoding:	0011	0010	ffff	ffff		
Description:	Compares the contents of data memory location 'f' to the contents of the WREG by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.					
Words:	1	1				
Cycles:	1 (2)	1 (2)				
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Proces Data	is op	No peration		
lf skip:						
Q1	Q2	Q3		Q4		
No operation	No operation	No operatio	on op	No peration		
Example: HERE CPFSGT REG NGREATER : GREATER :						
Before Instruction PC = Address (HERE) WREG = ?						

=	WREG;
=	Address (EQUAL)
≠	WREG;
=	Address (NEQUAL)
	= = ≠

# If REG > WREG;

PC	=	Address	(GREATER)
If REG	£	WREG;	
PC	=	Address	(NGREATER)

DEC	F	Decremer	Decrement f					
Syn	tax:	[label] [	[abel] DECF f,d					
Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$					
Ope	ration:	$(f)-1 \rightarrow ($	$(f) - 1 \rightarrow (dest)$					
Stat	us Affected:	OV, C, DC	OV, C, DC, Z					
Enc	oding:	0000	011d	ffff	ffff	S		
Des	cription:	Decrement result is sto result is sto	Decrement register 'f'. If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in register 'f'.					
Wor	ds:	1						
Сус	les:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q3	5	Q4			
	Decode	Read register 'f'	ReadProcessWrite toregister 'f'Datadestination					
<u>Exa</u>	mple: Before Instru CNT Z After Instruct CNT Z	DECF ( ction = 0x01 = 0 ion = 0x00 = 1	CNT,	1		C		

DECFSZ		Decremer	Decrement f, skip if 0					
Syntax:		[ <i>label</i> ] D	[label] DECFSZ f,d					
Operands:		0 ≤ f ≤ 255 d ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$					
Operation:		(f) – 1 $\rightarrow$ ( skip if resu	$(f) - 1 \rightarrow (dest);$ skip if result = 0					
Statu	us Affected:	None	None					
Enco	oding:	0001	011d fff	f ffff				
Description:		The content mented. If 'd WREG. If 'd back in regi If the result which is alre and a NOP is it a two-cycl	The contents of register 'f' are decre- mented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction					
Wor	ds:	1						
Cycl	es:	1(2)						
QC	cle Activity:							
	01	02	03	04				
	Gen	QZ	QU	Q4				
	Decode	Read register 'f'	Process Data	Write to destination				
lf ski	Decode	Read register 'f'	Process Data	Write to destination				
lf ski	Decode ip: Q1	Read register 'f' Q2	Q3 Process Data	Q4 Write to destination				
lf ski	Decode ip: Q1 No	Read register 'f' Q2 No	Q3 Process Data Q3 No	Q4 Write to destination Q4 No				
lf ski	Decode ip: Q1 No operation	Read register 'f' Q2 No operation	Q3 Q3 No operation	Q4 Write to destination Q4 No operation				
lf ski <u>Exar</u>	Decode ip: Q1 No operation	Read register 'f' Q2 No operation HERE	Q3 Process Data Q3 No operation DECFSZ GOTO	Q4 Write to destination Q4 No operation CNT, 1 HERE				
lf ski <u>Exar</u>	Decode ip: Q1 No operation	Read register 'f' Q2 No operation HERE NZERO ZERO	Process Data Q3 No operation DECFSZ GOTO	Q4 Write to destination Q4 No operation				
lf ski <u>Exar</u>	Decode Decode Q1 No operation mple: Before Instru PC	Read register 'f' Q2 No operation HERE NZERO ZERO ZERO Juction = Address	Process Data Q3 No operation DECFSZ GOTO	Q4 Write to destination Q4 No operation				
lf ski <u>Exar</u>	Decode ip: Q1 No operation mple: Before Instru PC After Instruc: CNT If CNT PC	Read register 'f' Q2 No operation HERE NZERO ZERO Joction = Address tion = CNT - 1 = 0; = Address	Process Data Q3 No operation DECFSZ GOTO (HERE)	Q4 Write to destination Q4 No operation				

NOTES:

			Standard Operating Conditions (unless otherwise stated)						
PIC17LC7XX-08 (Commercial, Industrial)			Operating temperature						
			-40°C $\leq$ TA $\leq$ +85°C for industrial and						
			$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial						
PIC17C7XX-1	16		Standard	Operati	ng Cond	itions (u	nless otherwise stated)		
(Commerci	al. Industria	I. Extended)	Operating temperature						
PIC17C7XX-3	33	.,,		$-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
(Commerci	al, Industria	I, Extended)	$-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Derem	C	Characteristic	Mire	Treat	Max				
Param.	Sym	Characteristic	IVIIN	турт	wax	Units	Conditions		
D010	חח	Supply Current (Note 2	) )\						
DOTO			.) 	2	6	m۸	$E_{000} = 4 \text{ MHz} (\text{Note } 4)$		
D010				3	0	mA			
D010				3	6	mA			
D011		PIC1/LC/XX	_	5	10	mA	FOSC = 8 MHz		
D011		PIC17C7XX	-	5	10	mA	Fosc = 8 MHz		
D012			—	9	18	mA	FOSC = 16 MHz		
D014		PIC17LC7XX	-	85	150	μΑ	Fosc = 32  kHz,		
_							(EC osc configuration)		
D015		PIC17C7XX	—	15	30	mA	Fosc = 33 MHz		
D021	IPD	Power-down Current (N	Note 3)	-	-				
		PIC17LC7XX	—	<1	5	μΑ	VDD = 3.0V, WDT disabled		
D021		PIC17C7XX	—	<1	20	μΑ	VDD = 5.5V, WDT disabled		
(commercial,									
industrial)									
D021A			-	2	20	μΑ	VDD = 5.5V, WDT disabled		
(extended)									
		Module Differential Current							
D023	∆lbor	BOR circuitry	-	75	150	μΑ	VDD = 4.5V, BODEN		
							enabled		
D024	∆IWDT	Watchdog Timer	-	10	35	μA	VDD = 5.5V		
D026	∆IAD	A/D converter	-	1	-	μA	VDD = 5.5V, A/D not		
							converting		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT disabled.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as:  $VDD/(2 \bullet R)$ .

For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL  $\bullet$  VDD)  $\bullet$  f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes Extended Microcontroller mode).

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula IR = VDD/2REXT (mA) with REXT in kOhm.
- **5:** This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device (-16) will operate correctly to this trip point.



# TABLE 20-10: SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\text{SS}}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input		Тсу	—	_	ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	Ι	ns	
71A		(Slave mode)	Single Byte	40	_	Ι	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	—	_	ns	
72A		(Slave mode)	Single Byte	40	—	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	Ι		ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40		Ι	ns	(Note 1)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	—	_	ns	
75	TdoR	SDO data output rise time		_	10	25	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance		10	_	50	ns	
78	TscR	SCK output rise time (Master mode)		_	10	25	ns	
79	TscF	SCK output fall time (Master mode)		_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge		_	—	50	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	—	_	ns	
+	Data in "Typ"	column is at 5V, 25°C unless oth					-	

Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.



# FIGURE 20-25: MEMORY INTERFACE READ TIMING

# TABLE 20-21: MEMORY INTERFACE READ REQUIREMENTS

Param. No.	Sym	Characteristic	Min	Тур†	Max	Unit s	Conditions	
150	TadV2alL	AD15:AD0 (address) valid to	PIC17 <b>C</b> XXX	0.25Tcy - 10	_	—	ns	
		ALE↓ (address setup time)	PIC17LCXXX	0.25Tcy - 10	_	—		
151	TalL2adl	ALE $\downarrow$ to address out invalid	PIC17 <b>C</b> XXX	5	_	_	ns	
		(address hold time)	PIC17LCXXX	5		_		
160	TadZ2oeL	AD15:AD0 hi-impedance to	PIC17 <b>C</b> XXX	0	_	_	ns	
		OE↓	PIC17LCXXX	0		_		
161	ToeH2ad	OE <sup>↑</sup> to AD15:AD0 driven	PIC17 <b>C</b> XXX	0.25Tcy - 15		_	ns	
	D		PIC17 <b>LC</b> XXX	0.25Tcy - 15		_		
162	TadV2oeH	Data in valid before $\overline{OE}^{\uparrow}$	PIC17 <b>C</b> XXX	35		_	ns	
		(data setup time)	PIC17 <b>LC</b> XXX	45				
163	ToeH2adl	OE <sup>↑</sup> to data in invalid	PIC17 <b>C</b> XXX	0	_		ns	
		(data hold time)	PIC17 <b>LC</b> XXX	0	_			
164	TalH	ALE pulse width	PIC17 <b>C</b> XXX	_	0.25TCY	—	ns	
			PIC17LCXXX	—	0.25TCY	—		
165	ToeL	OE pulse width	PIC17 <b>C</b> XXX	0.5Tcy - 35	_	_	ns	
			PIC17LCXXX	0.5Tcy - 35		_		
166	TalH2alH	ALE↑ to ALE↑(cycle time)	PIC17 <b>C</b> XXX	—	Тсү	—	ns	
			PIC17LCXXX	_	Тсү	_		
167	Tacc	Address access time	PIC17 <b>C</b> XXX	_	_	0.75Tcy - 30	ns	
			PIC17LCXXX		_	0.75Tcy - 45		
168	Toe	Output enable access time	PIC17 <b>C</b> XXX		_	0.5Tcy - 45	ns	
		(OE low to data valid)	PIC17LCXXX	_		0.5Tcy - 75		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.



FIGURE 21-19: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 3V, -40°C TO +125°C)





# 22.0 PACKAGING INFORMATION

# 22.1 Package Marking Information



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.		
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.			