

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c752-33-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
Bank 6	•		•								
10h	SSPADD	SSP Addre	ess Register	in I <sup>2</sup> C Slave	e mode. SSF	Baud Rate	Reload Regi	ster in I <sup>2</sup> C Ma	aster mode	0000 0000	0000 0000
11h	SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
12h	SSPCON2	GCEN	AKSTAT	AKDT	AKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
13h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
14h	SSPBUF	Synchrono	ous Serial Po	ort Receive E	Buffer/Transr	nit Register		•	•	xxxx xxxx	uuuu uuuu
15h	Unimplemented	_	—	—	—	_	—	—	_		
16h	Unimplemented	_	_	_	_	_	_	_	_		
17h	Unimplemented	_	_		_	_	_	_	_		
Bank 7	•					•			•		
10h	PW3DCL	DC1	DC0	TM2PW3	_	_	_	_	_	xx0	uu0
11h	PW3DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
12h	CA3L	Capture3 I	_ow Byte							xxxx xxxx	uuuu uuuu
13h	САЗН	Capture3 I								xxxx xxxx	uuuu uuuu
14h	CA4L	Capture4 I	_ow Byte							xxxx xxxx	uuuu uuuu
15h	CA4H	Capture4 I	High Byte							xxxx xxxx	uuuu uuuu
16h	TCON3		CA40VF	CA30VF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	<b>PWM3ON</b>	-000 0000	-000 0000
17h	Unimplemented	_		_		_	_	_	_		
Bank 8 <sup>(3)</sup>						•			•		
10h <sup>(3)</sup>	DDRH	Data Direc	tion Registe	r for PORTH	1					1111 1111	1111 1111
	PORTH <sup>(4)</sup>	RH7/ AN15	RH6/ AN14	RH5/ AN13	RH4/ AN12	RH3	RH2	RH1	RH0	xxxx xxxx	uuuu uuuu
12h <sup>(3)</sup>	DDRJ	Data Direc	tion Registe	r for PORTJ						1111 1111	1111 1111
13h <sup>(3)</sup>	PORTJ <sup>(4)</sup>	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	xxxx xxxx	uuuu uuuu
14h <sup>(3)</sup>	Unimplemented	_	_	_	_	_		_	_		
15h <sup>(3)</sup>	Unimplemented		_	_	_	_	_	_	_		
16h <sup>(3)</sup>	Unimplemented			_	_	_	_	_	_		
17h <sup>(3)</sup>	Unimplemented			_		_			_		
Unbanke			1								
18h	PRODL	Low Byte of	of 16-bit Pro	duct (8 x 8 F	lardware Mu	ltiply)				XXXX XXXX	uuuu uuuu
19h	PRODH	-			Hardware Mu					xxxx xxxx	uuuu uuuu

#### SPECIAL FUNCTION REGISTERS (CONTINUED) TABLE 7-3

Shaded cells are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose

contents are updated from, or transferred to, the upper byte of the program counter.

2: The TO and PD status bits in CPUSTA are not affected by a MCLR Reset.

3: Bank 8 and associated registers are only implemented on the PIC17C76X devices.

4: This is the value that will be in the port output latch.

5: When the device is configured for Microprocessor or Extended Microcontroller mode, the operation of this port does not rely on these registers.

6: On any device RESET, these pins are configured as inputs.

## 7.7 Program Counter Module

The Program Counter (PC) is a 16-bit register. PCL, the low byte of the PC, is mapped in the data memory. PCL is readable and writable just as is any other register. PCH is the high byte of the PC and is not directly addressable. Since PCH is not mapped in data or program memory, an 8-bit register PCLATH (PC high latch) is used as a holding latch for the high byte of the PC. PCLATH is mapped into data memory. The user can read or write PCH through PCLATH.


The 16-bit wide PC is incremented after each instruction fetch during Q1 unless:

- Modified by a GOTO, CALL, LCALL, RETURN, RETLW, or RETFIE instruction
- · Modified by an interrupt response
- Due to destination write to PCL by an instruction


"Skips" are equivalent to a forced NOP cycle at the skipped address.

Figure 7-7 and Figure 7-8 show the operation of the program counter for various situations.

## FIGURE 7-7: PROGRAM COUNTER OPERATION



## FIGURE 7-8: PROGRAM COUNTER USING THE CALL AND GOTO INSTRUCTIONS



Using Figure 7-7, the operations of the PC and PCLATH for different instructions are as follows:

- a) <u>LCALL instructions</u>: An 8-bit destination address is provided in the instruction (opcode). PCLATH is unchanged. PCLATH → PCH Opcode<7:0> → PCL
- b) Read instructions on PCL: Any instruction that reads PCL. PCL  $\rightarrow$  data bus  $\rightarrow$  ALU or destination PCH  $\rightarrow$  PCLATH
- c) Write instructions on PCL: Any instruction that writes to PCL.
   8-bit data → data bus → PCL PCLATH → PCH
- d) <u>Read-Modify-Write instructions on PCL:</u> Any instruction that does a read-write-modify operation on PCL, such as ADDWF PCL. Read: PCL → data bus → ALU Write: 8-bit result → data bus → PCL
- PCLATH  $\rightarrow$  PCH e) <u>RETURN instruction:</u> Stack<MRU>  $\rightarrow$  PC<15:0>

Using Figure 7-8, the operation of the PC and PCLATH for GOTO and CALL instructions is as follows:

CALL, GOTO instructions: A 13-bit destination address is provided in the instruction (opcode). Opcode<12:0>  $\rightarrow$  PC<12:0> PC<15:13>  $\rightarrow$  PCLATH<7:5> Opcode<12:8>  $\rightarrow$  PCLATH<4:0>

The read-modify-write only affects the PCL with the result. PCH is loaded with the value in the PCLATH. For example, ADDWF PCL will result in a jump within the current page. If PC = 03F0h, WREG = 30h and PCLATH = 03h before instruction, PC = 0320h after the instruction. To accomplish a true 16-bit computed jump, the user needs to compute the 16-bit destination address, write the high byte to PCLATH and then write the low value to PCL.

The following PC related operations do not change PCLATH:

- a) LCALL, RETLW, and RETFIE instructions.
- b) Interrupt vector is forced onto the PC.
- c) Read-modify-write instructions on PCL (e.g. BSF PCL).

## TABLE 10-5: PORTC FUNCTIONS

Name	Bit	Buffer Type	Function
RC0/AD0	bit0	TTL	Input/output or system bus address/data pin.
RC1/AD1	bit1	TTL	Input/output or system bus address/data pin.
RC2/AD2	bit2	TTL	Input/output or system bus address/data pin.
RC3/AD3	bit3	TTL	Input/output or system bus address/data pin.
RC4/AD4	bit4	TTL	Input/output or system bus address/data pin.
RC5/AD5	bit5	TTL	Input/output or system bus address/data pin.
RC6/AD6	bit6	TTL	Input/output or system bus address/data pin.
RC7/AD7	bit7	TTL	Input/output or system bus address/data pin.

Legend: TTL = TTL input

## TABLE 10-6: REGISTERS/BITS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
11h, Bank 1	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	uuuu uuuu
10h, Bank 1	DDRC	Data Dir	ection Re	1111 1111	1111 1111						

Legend: x = unknown, u = unchanged

## 10.7 PORTG and DDRG Registers

PORTG is an 8-bit wide, bi-directional port. The corresponding data direction register is DDRG. A '1' in DDRG configures the corresponding port pin as an input. A '0' in the DDRG register configures the corresponding port pin as an output. Reading PORTG reads the status of the pins, whereas writing to PORTG will write to the port latch.

The lower four bits of PORTG are multiplexed with four channels of the 10-bit A/D converter.


The remaining bits of PORTG are multiplexed with peripheral output and inputs. RG4 is multiplexed with the CAP3 input, RG5 is multiplexed with the PWM3 output, RG6 and RG7 are multiplexed with the USART2 functions.

Upon RESET, RG3:RG0 is automatically configured as analog inputs and must be configured in software to be a digital I/O.

Example 10-7 shows the instruction sequence to initialize PORTG. The Bank Select Register (BSR) must be selected to Bank 5 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

### EXAMPLE 10-7: INITIALIZING PORTG

MOVLB	5	; Select Bank 5
MOVLW	0x0E	; Configure PORTG as
MOVPF	WREG, ADCON1	; digital
CLRF	PORTG, F	; Initialize PORTG data
		; latches before
		; the data direction
		; register
MOVLW	0x03	; Value used to init
		; data direction
MOVWF	DDRG	; Set RG<1:0> as inputs
		; RG<7:2> as outputs



### FIGURE 10-14: BLOCK DIAGRAM OF RG3:RG0

## TABLE 10-13: PORTG FUNCTIONS


Name	Bit	Buffer Type	Function
RG0/AN3	bit0	ST	Input/output or analog input 3.
RG1/AN2	bit1	ST	Input/output or analog input 2.
RG2/AN1/VREF-	bit2	ST	Input/output or analog input 1 or the ground reference voltage.
RG3/AN0/VREF+	bit3	ST	Input/output or analog input 0 or the positive reference voltage.
RG4/CAP3	bit4	ST	Input/output or the Capture3 input pin.
RG5/PWM3	bit5	ST	Input/output or the PWM3 output pin.
RG6/RX2/DT2	bit6	ST	Input/output or the USART2 (SCI) Asynchronous Receive or USART2 (SCI) Synchronous Data.
RG7/TX2/CK2	bit7	ST	Input/output or the USART2 (SCI) Asynchronous Transmit or USART2 (SCI) Synchronous Clock.

Legend: ST = Schmitt Trigger input

## TABLE 10-14: REGISTERS/BITS ASSOCIATED WITH PORTG

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
12h, Bank 5	DDRG	Data Direc	tion Registe		1111 1111	1111 1111					
13h, Bank 5	PORTG	RG7/ TX2/CK2	RG6/ RX2/DT2	RG5/ PWM3	RG4/ CAP3	RG3/ AN0	RG2/ AN1	RG1/ AN2	RG0/ AN3	xxxx 0000	uuuu 0000
15h, Bank 5	ADCON1	ADCS1	ADCS0	ADFM	—	PCFG3	PCFG2	PCFG1	PCFG0	000- 0000	000- 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTG.



#### FIGURE 12-4: **TMR0 READ/WRITE IN TIMER MODE**

#### **TABLE 12-1: REGISTERS/BITS ASSOCIATED WITH TIMER0**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
05h, Unbanked	TOSTA	INTEDG	TOSE	T0CS	T0PS3	T0PS2	T0PS1	T0PS0	—	0000 000-	0000 000-
06h, Unbanked	CPUSTA	—	-	STKAV	GLINTD	TO	PD	POR	BOR	11 11qq	11 qquu
07h, Unbanked	INTSTA	PEIF	PEIF TOCKIF TOIF INTE PEIE TOCKIE TOIE INTE								0000 0000
0Bh, Unbanked	TMR0L	TMR0 Reg	gister; Low B		xxxx xxxx	uuuu uuuu					
0Ch, Unbanked	TMR0H	TMR0 Reg	gister; High	Byte		xxxx xxxx	uuuu uuuu				

Legend: x = unknown, u = unchanged, - = unimplemented, read as a '0', q = value depends on condition. Shaded cells are not used by Timer0.

## 13.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C7XX has a wealth of timers and time based functions to ease the implementation of control applications. These time base functions include three PWM outputs and four Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with an 8-bit period register (PR1 and PR2, respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal FOSC/4 clock), or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer/counter. These timers are also used as the time base for the PWM (Pulse Width Modulation) modules.

Timer3 is a 16-bit timer/counter which uses the TMR3H and TMR3L registers. Timer3 also has two additional registers (PR3H/CA1H:PR3L/CA1L) that are configurable as a 16-bit period register or a 16-bit capture register. TMR3 can be software configured to increment from the internal system clock (FOSC/4), or from an external signal on the RB5/TCLK3 pin. Timer3 is the time base for all of the 16-bit captures.

Six other registers comprise the Capture2, Capture3, and Capture4 registers (CA2H:CA2L, CA3H:CA3L, and CA4H:CA4L).

Figure 13-1, Figure 13-2 and Figure 13-3 are the control registers for the operation of Timer1, Timer2 and Timer3, as well as PWM1, PWM2, PWM3, Capture1, Capture2, Capture3 and Capture4.

Table 13-1 shows the Timer resource requirements for these time base functions. Each timer is an open resource so that multiple functions may operate with it.

## TABLE 13-1: TIME-BASE FUNCTION/ RESOURCE REQUIREMENTS

Time Base Function	Timer Resource
PWM1	Timer1
PWM2	Timer1 or Timer2
PWM3	Timer1 or Timer2
Capture1	Timer3
Capture2	Timer3
Capture3	Timer3
Capture4	Timer3

## REGISTER 13-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS					
bit 7							bit 0					
•	•	• •										
			dae									
11 = Capture on every 16th rising edge												
CA1ED1:0	<b>CA1ED0</b> : Ca	pture1 Mode	e Select bits									
•	•	• •	dae									
•	•	•	•									
T16: Time	r2:Timer1 Mo	de Select b	it									
					2 nin							
				ND5/TOLN	, pin							
TMR2CS:	Timer2 Cloc	k Source Se	lect bit									
				RB4/TCLK1	2 pin							
0 = TMR2	increments of	off the intern	al clock									
					. ·							
				RB4/TCLK1	2 pin							
5 – HWIXI												
Legend:												
•	ble bit	W = M	/ritable bit	U = Unin	nplemented h	hit read as '0	),					
						,						
	CA2ED1 bit 7 CA2ED1:C 00 = Capti 01 = Capti 10 = Capti 11 = Capti 00 = Capti 01 = Capti 01 = Capti 10 = Capti 10 = Capti 11 = Time2 0 = Time2 0 = TMR3 0 = TMR3 0 = TMR1 0 = TMR1	CA2ED1CA2ED0bit 7CA2ED1:CA2ED0: Ca0 = Capture on every0 = Capture on every1 = Capture on everyCA1ED1:CA1ED0: Ca00 = Capture on every01 = Capture on every01 = Capture on every01 = Capture on every01 = Capture on every10 = Capture on every11 = Capture and Timer10 = TIMR3 increments of0 = TMR2 increments of0 = TMR1 increment	CA2ED1       CA2ED0       CA1ED1         bit 7         CA2ED1:CA2ED0: Capture2 Mode         0 = Capture on every falling edge         0 = Capture on every falling edge         0 = Capture on every 4th rising edge         0 = Capture on every 16th rising edge         0 = Capture on every 16th rising edge         0 = Capture on every falling edge         0 = Capture on every 16th rising edge         0 = Capture on every 16th rising edge         1 = Timer2 and Timer1 form a 16-b         0 = Timer2 and Timer1 are two 8-b         TMR3 increments off the falling         0 = TMR3 increments off the falling         0 = TMR2 increments off the intern         TMR1 increments off the falling         0 = TMR1	CA2ED1CA2ED0CA1ED1CA1ED0bit 7CA2ED1:CA2ED0: Capture2 Mode Select bits00 = Capture on every falling edge01 = Capture on every falling edge10 = Capture on every 4th rising edge11 = Capture on every 16th rising edgeCA1ED1:CA1ED0: Capture1 Mode Select bits00 = Capture on every falling edge01 = Capture on every falling edge01 = Capture on every falling edge01 = Capture on every falling edge11 = Capture on every falling edge11 = Capture on every falling edge11 = Capture on every 16th rising edge11 = Timer2 and Timer1 form a 16-bit timer0 = Timer2 and Timer1 are two 8-bit timersTMR3CS: Timer3 Clock Source Select bit1 = TMR3 increments off the falling edge of the0 = TMR2 increments off the falling edge of the0 = TMR1 increments off the falling edge of the0 = TMR1 increments off the falling edge of the0 = TMR1 increments off the internal clockLegend:R = Readable bitW = Writable bit	CA2ED1       CA2ED0       CA1ED1       CA1ED0       T16         bit 7         CA2ED1:CA2ED0: Capture2 Mode Select bits         00 = Capture on every falling edge         01 = Capture on every rising edge         10 = Capture on every 16th rising edge         11 = Capture on every 16th rising edge         01 = Capture on every 16th rising edge         01 = Capture on every falling edge         11 = Capture on every falling edge         11 = Capture on every falling edge         11 = Capture on every 16th rising edge         11 = Capture on every 16th rising edge         11 = Capture on every 16th rising edge         11 = Timer2 and Timer1 form a 16-bit timer         0 = Timer2 and Timer1 are two 8-bit timers         TMR3CS: Timer3 Clock Source Select bit         1 = TMR3 increments off the falling edge of the RB5/TCLK3         0 = TMR3 increments off the falling edge of the RB4/TCLK1         0 = TMR2 increments off the falling edge of the RB4/TCLK1         0 = TMR2 increments off the falling edge of the RB4/TCLK1         0 = TMR1 increments off the falling edge of the RB4/TCLK1         0 = TMR1 increments off the internal clock         <	CA2ED1       CA2ED0       CA1ED1       CA1ED0       T16       TMR3CS         bit 7         CA2ED0: Capture2 Mode Select bits         00 = Capture on every falling edge         01 = Capture on every falling edge         02 = Capture on every falling edge         03 = Capture on every falling edge         04 = Capture on every 16th rising edge         05 = Capture on every 16th rising edge         06 = Capture on every falling edge         01 = Capture on every falling edge         11 = Timer2 and Timer1 form a 16-bit timer         0 = Timer2 and Timer1 are two 8-bit timers         TMR3CS: Timer3 Clock Source Select bit         1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin         0 = TMR2 increments off the falling edge of the RB4/TCLK12 pin         0 = TMR1 increments off the falling edge of the RB4/TCLK12 pin	CA2ED1       CA2ED0       CA1ED1       CA1ED0       T16       TMR3CS       TMR2CS         bit 7         CA2ED1:CA2ED0: Capture2 Mode Select bits         00 = Capture on every falling edge         01 = Capture on every falling edge         02 = Capture on every 16th rising edge         03 = Capture on every 16th rising edge         04 = Capture on every 16th rising edge         05 = Capture on every 16th rising edge         04 = Capture on every 16th rising edge         05 = Capture on every falling edge         04 = Capture on every falling edge         05 = Capture on every 16th rising edge         06 = Capture on every 16th rising edge         11 = Timer2 and Timer1 form a 16-bit timer         0 = Timer2 and Timer1 form a 16-bit timer         0 = TimR3 increments off the falling edge of the RB5/TCLK3 pin         0 = TMR3 increments off the falling edge of the RB4/TCLK12 pin         0 = TMR2 increments off the internal clock         TMR1 increments off the falling edge of the RB4/TCLK12 pin     <					

	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N
	bit 7							bit 0
bit 7	This bit in (CA2H:CA unread cap the capture 1 = Overflo	2L) before th oture value (l	the capture ne next capt ast capture h the TMR3 on Capture2	e value had ure event oc before overfle value until th register	curred. The ow). Subseq	ead from the capture regi uent capture gister has be	ster retains events will r	the oldest not update
bit 6	This bit ind CA1H:PR3 est unread update the bytes). 1 = Overflo	BL/CA1L), be I capture va	ne capture va fore the next lue (last cap ister with the on Capture1	alue had not l capture even oture before TMR3 value register	nt occurred. overflow). S	om the captur The capture r subsequent c apture registe	egister retai apture even	ns the old- its will not
bit 5	<b>PWM2ON</b> : 1 = PWM2 (The R 0 = PWM2	PWM2 On I is enabled B3/PWM2 pi is disabled	bit n ignores the	e state of the		oit.) for data direc	tion.)	
bit 4	1 = PWM1 (The R 0 = PWM1	B2/PWM1 pi is disabled	n ignores the	e state of the tate of the DI		oit.) for data direc	tion.)	
bit 3	1 =Enable (PR3H) 0 =Enable	/CA1H:PR3L s the Period	/CA1L is the register		-	r3 runs witho r3.)	ut a period r	egister.)
bit 2	-	Timer3 On b Timer3				,		
bit 1	TMR2ON: This bit cor (T16 is set	Timer2 On b ntrols the inc ), TMR2ON Timer2 (mus	rementing of must be set.		he MSB of t	n TMR2:TMR he timer to in >) is set)		6-bit timer
bit 0	•	Timer1 On b	oit					
	<u>When T16</u> 1 = Starts 7 0 = Stops 7	<u>is set (in 16</u> 16-bit TMR2 16-bit TMR2: is clear (in 8	bit Timer mo TMR1 TMR1					

## REGISTER 13-2: TCON2 REGISTER (ADDRESS: 17h, BANK 3)

## 13.1.3 USING PULSE WIDTH MODULATION (PWM) OUTPUTS WITH TIMER1 AND TIMER2

Three high speed pulse width modulation (PWM) outputs are provided. The PWM1 output uses Timer1 as its time base, while PWM2 and PWM3 may independently be software configured to use either Timer1 or Timer2 as the time base. The PWM outputs are on the RB2/PWM1, RB3/PWM2 and RG5/PWM3 pins.


Each PWM output has a maximum resolution of 10bits. At 10-bit resolution, the PWM output frequency is 32.2 kHz (@ 32 MHz clock) and at 8-bit resolution the PWM output frequency is 128.9 kHz. The duty cycle of the output can vary from 0% to 100%.


Figure 13-3 shows a simplified block diagram of a PWM module.

The duty cycle registers are double buffered for glitch free operation. Figure 13-4 shows how a glitch could occur if the duty cycle registers were not double buffered.

The user needs to set the PWM1ON bit (TCON2<4>) to enable the PWM1 output. When the PWM1ON bit is set, the RB2/PWM1 pin is configured as PWM1 output and forced as an output, irrespective of the data direction bit (DDRB<2>). When the PWM1ON bit is clear, the pin behaves as a port pin and its direction is controlled by its data direction bit (DDRB<2>). Similarly, the PWM2ON (TCON2<5>) bit controls the configuration of the RB3/PWM2 pin and the PWM3ON (TCON3<0>) bit controls the configuration of the RG5/PWM3 pin.

### FIGURE 13-3: SIMPLIFIED PWM BLOCK DIAGRAM






## 15.2.1.3 Slave Transmission


When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The  $\overline{ACK}$  pulse will be sent on the ninth bit, and the SCL pin is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then SCL pin should be enabled by setting bit CKP (SSPCON1<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 15-13). An SSP interrupt is generated for each data transfer byte. The SSPIF flag bit must be cleared in software, and the SSPSTAT register is used to determine the status of the byte transfer. The SSPIF flag bit is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the ACK pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not ACK), then the data transfer is complete. When the not ACK is latched by the slave, the slave logic is reset and the slave then monitors for another occurrence of the START bit. If the SDA line was low (ACK), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, the SCL pin should be enabled by setting the CKP bit.


## FIGURE 15-12: I<sup>2</sup>C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)



## FIGURE 15-13: I<sup>2</sup>C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)







## REGISTER 16-2: ADCON1 REGISTER (ADDRESS 15h, BANK 5)

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS1	ADCS0	ADFM	—	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits

- 00 = Fosc/8
- 01 = Fosc/32
- 10 = Fosc/64
- 11 = FRC (clock derived from an internal RC oscillator)
- bit 5 **ADFM**: A/D Result Format Select 1 = Right justified. 6 Most Significant bits of ADRESH are read as '0'. 0 = Left justified. 6 Least Significant bits of ADRESL are read as '0'.
- bit 4 Unimplemented: Read as '0'
- bit 3-1 PCFG3:PCFG1: A/D Port Configuration Control bits
- bit 0 PCFG0: A/D Voltage Reference Select bit
  - 1 = A/D reference is the VREF+ and VREF- pins
  - 0 = A/D reference is AVDD and AVSS

Note: When this bit is set, ensure that the A/D voltage reference specifications are met.

PCFG3:PCFG0	AN15	AN14	AN13	AN12	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
000x	А	Α	А	А	А	А	А	А	А	А	А	А	А	А	А	Α
001x	D	А	А	А	А	А	А	А	D	А	А	А	А	А	А	А
010x	D	D	А	А	А	А	А	А	D	D	А	А	А	А	А	А
011x	D	D	D	А	А	А	А	А	D	D	D	А	А	А	А	А
100x	D	D	D	D	А	А	А	А	D	D	D	D	А	А	А	А
101x	D	D	D	D	D	А	А	А	D	D	D	D	D	А	А	А
110x	D	D	D	D	D	D	А	А	D	D	D	D	D	D	А	А
111x	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input D = Digital I/O

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR Reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

DCF	SNZ	Decreme	nt f, ski	p if not (	)
Synt	ax:	[ <i>label</i> ] D	CFSNZ	f,d	
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in [0,1] \end{array}$	5		
Ope	ration:	(f) – 1 $\rightarrow$ skip if not			
Statu	us Affected:	None			
Enco	oding:	0010	011d	ffff	ffff
Des	cription:	The conter mented. If WREG. If back in reg If the resul tion, which carded and making it a	'd' is 0, th d' is 1, th gister 'f'. t is not 0, is alreac d a NOP is	e result is e result is the next i ly fetched s executed	placed in placed nstruc- is dis- d instead,
Wor	ds:	1			
Cycl	es:	1(2)			
QC	vcle Activity:				
	Q1	Q2	Q	3	Q4
	Decode	Read register 'f'	Proce Dat		Write to estination
lf ski	ip:				
	Q1	Q2	Q	3	Q4
	No operation	No operation	No opera		No peration
<u>Exar</u>	<u>mple</u> :	HERE ZERO NZERO	DCFSNZ :	TEMP,	1
	Before Instru TEMP_V		?		
	After Instruct TEMP_V If TEMP_ PC If TEMP_ PC	ALUE = _VALUE = =	0; Addre 0;	P_VALUE ess (zero ess (nzer	)

GOT	ю	Uncondit	ional Br	anch					
Synt	ax:	[ label ]	GOTO	k					
Ope	rands:	$0 \leq k \leq 81$	91						
Ope	ration:	k<12:8> -	k → PC<12:0>; k<12:8> → PCLATH<4:0>, PC<15:13> → PCLATH<7:5>						
Statu	us Affected:	None							
Enco	oding:	110k	kkkk	kkkk	kkkk				
Des	cription:	GOTO allow anywhere w The thirteen loaded into upper eight PCLATH. ( instruction.	vithin an 8 n-bit immo PC bits < bits of P0	3K page b ediate val (12:0>. T C are load	ooundary. ue is 'hen the ded into				
Wor	ds:	1							
Cycl	es:	2							
QC	vcle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'k'	Proce Data		ite to PC				
	No operation	No operation	No operat	ion oj	No peration				

Example:

After Instruction

PC = Address (THERE)

GOTO THERE

SLEEP	Enter SL	EEP mode	
Syntax:	[label] S	SLEEP	
Operands:	None		
Operation:	$\begin{array}{l} 00h \rightarrow W\\ 0 \rightarrow WDT\\ 1 \rightarrow \overline{TO};\\ 0 \rightarrow \overline{PD} \end{array}$	DT; 「postscaler;	
Status Affected:	TO, PD		
Encoding:	0000	0000 000	00 0011
Description:	cleared. Th set. Watch scaler are The proces	-down status I ne time-out sta dog Timer and cleared. ssor is put into the oscillator	tus bit (TO) is d its post-
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	No operation	Process Data	Go to sleep
Example: Before Instru TO = PD = After Instructi TO = PD = † If WDT causes	? ? ion 1 † 0	nis bit is clea	red

SUBLW	S	Subtr	act	WREG	fron	n Lit	teral
Syntax:	[	label	] 5	SUBLW	k		
Operands:	0	) ≤ k ≤	≤ 25	5			
Operation:	k	. – (N	/RE	$(G) \rightarrow (N)$	NRE	G)	
Status Affected:	C	DV, C	, D0	C, Z			
Encoding:	Γ	1011	1	0010	kkł	ck	kkkk
Description:	li		k'. T	ubtracte he result			e eight-bit I in
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1		Q2		Q3			Q4
Decode		Read eral 'k	ς'	Proce Data			Write to WREG
Example 1:	S	UBLW	0	x02			
Before Instru	uctio	n					
WREG C	= =	1 ?					
After Instruc							
WREG C	= =	1 1		sult is po	ocitivo		
Z	=	0	, re	suit is pt	JSILIVE	•	
Example 2:							
Before Instru	uctio	n					
WREG C	=	2 ?					
After Instruc	- tion	·					
WREG	=	0					
С	=	1	; re	sult is ze	ero		
Z <u>Example 3</u> :	=	1					
Before Instru							
WREG C	=	3 ?					
After Instruc	_	:					
WREG	=	FF	; (2	's comple	emen	t)	
С	=	0	•	sult is ne		,	
Z	=	0					

			Standard Op Operating ter	-		s (unles	s otherwise stated)
DC CHAF	RACTER	ISTICS			-40°C -40°C 0°C	$\leq$ TA $\leq$ $\leq$ TA $\leq$	+125°C for extended +85°C for industrial +70°C for commercial d in Section 20.1
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D150	Vod	Open Drain High Voltage	-	-	8.5	V	RA2 and RA3 pins only pulled up to externally applied voltage
_	_	Capacitive Loading Specs on Output Pins					
D100	Cosc2	OSC2/CLKOUT pin	_	-	25	pF	In EC or RC osc modes, when OSC2 pin is outputting CLKOUT. External clock is used to drive OSC1.
D101	Сю	All I/O pins and OSC2 (in RC mode)	-	-	50	pF	
D102	CAD	System Interface Bus (PORTC, PORTD and PORTE)	_	_	50	pF	In Microprocessor or Extended Microcontroller mode
		Internal Program Memory Programming Specs (Note 4)					
D110	Vpp	Voltage on MCLR/VPP pin	12.75	_	13.25	V	(Note 5)
D111	VDDP	Supply voltage during programming	4.75	5.0	5.25	V	
D112	IPP	Current into MCLR/VPP pin	—	25	50	mA	
D113	IDDP	Supply current during programming	-	-	30	mA	
D114	Tprog	Programming pulse width	100	-	1000	ms	Terminated via internal/ external interrupt or a RESET

Standard Operating Conditions (unloss otherwise stated)

Data in "Typ" column is at 5V, 25°C unless otherwise stated.

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

**4:** These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17C7XX Programming Specifications (Literature number DS TBD).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Note 1: When using the Table Write for internal programming, the device temperature must be less than 40°C.
2: For In-Circuit Serial Programming (ICSP<sup>™</sup>), refer to the device programming specification.

Param. No.	Sym	Charac	teristic	Min	Тур†	Max	Units	Conditions
A01	NR	Resolution		_	_	10	bit	$\label{eq:VREF+} \begin{array}{l} VDD = 5.12V,\\ VSS \leq VAIN \leq VREF+ \end{array}$
				_	_	10	bit	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A02	Eabs	Absolute error		_	_	< ±1	LSb	$\begin{array}{l} VREF+ = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF+ \end{array}$
				—	—	< ±1	LSb	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A03	EIL	Integral linearity	error		-	< ±1	LSb	VREF+ = VDD = 5.12V, $VSS \le VAIN \le VREF+$
				_	-	< ±1	LSb	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A04	Edl	Differential linear	ity error			< ±1	LSb	VREF+ = VDD = 5.12V, $VSS \le VAIN \le VREF+$
				_	_	< ±1	LSb	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A05	Efs	Full scale error		_	_	< ±1	LSb	$\label{eq:VREF+} \begin{array}{l} VDD = 5.12V,\\ VSS \leq VAIN \leq VREF+ \end{array}$
				_	_	< ±1	LSb	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A06	EOFF	Offset error		_	_	< ±1	LSb	$\label{eq:VREF+} \begin{array}{l} VBF F F F VDD F F S S S S VAIN S S S VAIN S VREF F F S S S S S S S S$
				_	_	< ±1	LSb	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A10	—	Monotonicity		—	guaranteed <sup>(3)</sup>	_	—	$VSS \leq VAIN \leq VREF$
A20	Vref	Reference voltage (VREF+ — VREF-	,	0V		_	V	VREF delta when changing voltage levels on VREF inputs
A20A				3V	_	_	V	Absolute minimum electrical spec. to ensure 10-bit accuracy
A21	VREF+	Reference voltag	ge high	Avss + 3.0V	—	AVDD + 0.3V	V	
A22	VREF-	Reference voltag	ge low	Avss - 0.3V	_	Avdd - 3.0V	V	
A25	Vain	Analog input volt	age	Avss- 0.3V	_	Vref + 0.3V	V	
A30	Zain	Recommended i analog voltage s		_	_	10.0	kΩ	
A40	IAD	A/D conversion	PIC17CXXX	—	180		μA	Average current consumption when
		current (VDD)	PIC17LCXXX	_	90	_	μΑ	A/D is on <b>(Note 1)</b>
A50	IREF	VREF input curre	nt <b>(Note 2)</b>	10	—	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN
				_	_	10	μΑ	During A/D conversion cycle

TABLE 20-18: A/D C	ONVERTER	CHARACTERISTICS
--------------------	----------	-----------------

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.


Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RG0 and RG1 pins or AVDD and AVSS pins, whichever is selected as reference input.

3: The A/D conversion result never decreases with an increase in the Input Voltage and has no missing codes.

## 68-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*		N	<b>ILLIMETER</b>	S
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		68			68	
Pitch	р		.050			1.27	
Pins per Side	n1		17			17	
Overall Height	Α	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	Е	.985	.990	.995	25.02	25.15	25.27
Overall Length	D	.985	.990	.995	25.02	25.15	25.27
Molded Package Width	E1	.950	.954	.958	24.13	24.23	24.33
Molded Package Length	D1	.950	.954	.958	24.13	24.23	24.33
Footprint Width	E2	.890	.920	.930	22.61	23.37	23.62
Footprint Length	D2	.890	.920	.930	22.61	23.37	23.62
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

\* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-047

Drawing No. C04-049

MOVPF
MOVWF
MPLAB Integrated Development Environment Software 233
MULLW
Multi-Master Communication 170
Multi-Master Mode 152
Multiply Examples
16 x 16 Routine68
16 x 16 Signed Routine69
8 x 8 Routine
8 x 8 Signed Routine
MULWF
Ν
NEGW
NOP
0
Opcode Field Descriptions
Opcodes
Oscillator
Configuration17, 192
Crystal
External Clock19
External Crystal Circuit19
External Parallel Resonant Crystal Circuit
External Series Resonant Crystal Circuit
RC20
RC Frequencies
Oscillator Start-up Time (Figure)
Oscillator Start-up Timer (OST)24
OST24
OV
Overflow (OV)
P
P
<b>P</b> P134
P
P         134           Packaging Information         281           PC (Program Counter)         56
P
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCFG2 bit         56
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCFG2 bit         56           PCH         56           PCL         56, 198
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56           PCLATH         56
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56           PCL         56           PD         52, 194
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56           PCLATH         56
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56           PCL         56           PD         52           PEIE         34
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34
P       134         Packaging Information       281         PC (Program Counter)       56         PCFG0 bit       180         PCFG1 bit       180         PCFG2 bit       180         PCH       56         PCL       56, 198         PCLATH       56         PD       52, 194         PEIE       34, 111         PEIF       34         Peripheral Bank       57
P       134         Packaging Information       281         PC (Program Counter)       56         PCFG0 bit       180         PCFG1 bit       180         PCFG2 bit       180         PCH       56         PCL       56, 198         PCLATH       56         PD       52, 194         PEIE       34, 111         PEIF       34         Peripheral Bank       57         Peripheral Banks       57
P       134         Packaging Information       281         PC (Program Counter)       56         PCFG0 bit       180         PCFG1 bit       180         PCFG2 bit       180         PCH       56         PCL       56, 198         PCLATH       56         PD       52, 194         PEIE       34, 111         PEIF       34         Peripheral Bank       57
P       134         Packaging Information       281         PC (Program Counter)       56         PCFG0 bit       180         PCFG1 bit       180         PCFG2 bit       180         PCH       56         PCL       56, 198         PCLATH       56         PD       52, 194         PEIE       34, 111         PEIF       34         Peripheral Bank       57         Peripheral Banks       57         Peripheral Interrupt Enable       35
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Interrupt Enable         35           Peripheral Interrupt Request (PIR1)         37
P       134         Packaging Information       281         PC (Program Counter)       56         PCFG0 bit       180         PCFG1 bit       180         PCFG2 bit       180         PCH       56         PCL       56, 198         PCLATH       56         PD       52, 194         PEIE       34, 111         PEIF       34         Peripheral Bank       57         Peripheral Banks       57         Peripheral Interrupt Enable       35         Peripheral Register Banks       46
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Register Banks         46           PICDEM-1 Low-Cost PICmicro Demo Board         235
P       134         Packaging Information       281         PC (Program Counter)       56         PCFG0 bit       180         PCFG1 bit       180         PCFG2 bit       180         PCH       56         PCL       56, 198         PCLATH       56         PD       52, 194         PEIE       34, 111         PEIF       34         Peripheral Bank       57         Peripheral Banks       57         Peripheral Interrupt Enable       35         Peripheral Register Banks       46
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Register Banks         46           PICDEM-1 Low-Cost PICmicro Demo Board         235           PICDEM-2 Low-Cost PIC16CXX Demo Board         235
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Register Banks         46           PICDEM-1 Low-Cost PICmicro Demo Board         235           PICDEM-1 Low-Cost PIC16CXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXXX Demo Board         236
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Register Banks         46           PICDEM-1 Low-Cost PICmicro Demo Board         235           PICDEM-1 Low-Cost PIC16CXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXXX Demo Board         236           PICSTART" Plus Entry Level Development System         235
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Register Banks         46           PICDEM-1 Low-Cost PICmicro Demo Board         235           PICDEM-1 Low-Cost PIC16CXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXXX Demo Board         236           PICSTART" Plus Entry Level Development System         235           PIE
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Register Banks         46           PICDEM-1 Low-Cost PICmicro Demo Board         235           PICDEM-1 Low-Cost PIC16CXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXXX Demo Board         236           PICSTART" Plus Entry Level Development System         235
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Register Banks         46           PICDEM-1 Low-Cost PICnicro Demo Board         235           PICDEM-1 Low-Cost PIC16CXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXXX Demo Board         235           PIE         126, 130, 132           PIE1         28, 48
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Interrupt Enable         35           Peripheral Register Banks         46           PICDEM-1 Low-Cost PICnicro Demo Board         235           PICDEM-2 Low-Cost PIC16CXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXX Demo Board         235           PIE         126, 130, 132           PIE1         28, 48           PIE2         28, 36, 49
P       134         Packaging Information       281         PC (Program Counter)       56         PCFG0 bit       180         PCFG1 bit       180         PCFG2 bit       180         PCH       56         PCL       56, 198         PCLATH       56         PD       52, 194         PEIE       34, 111         PEIF       34         Peripheral Bank       57         Peripheral Banks       57         Peripheral Banks       57         Peripheral Register Banks       46         PICDEM-1 Low-Cost PICnicro Demo Board       235         PICDEM-2 Low-Cost PIC16CXX Demo Board       235         PICDEM-3 Low-Cost PIC16CXX Demo Board       235         PICDEM-4 Low-Cost PIC16CXX Demo Board       235         PICDEM-3 Low-Cost PIC16CXX Demo Board       236         PICSTART" Plus Entry Level Development System       235         PIE1       28, 48         PIE2       28, 36, 49         PIR       126, 130, 132
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Interrupt Enable         35           Peripheral Register Banks         46           PICDEM-1 Low-Cost PICnicro Demo Board         235           PICDEM-2 Low-Cost PIC16CXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXX Demo Board         235           PIE         126, 130, 132           PIE1         28, 48           PIE2         28, 36, 49
P       134         Packaging Information       281         PC (Program Counter)       56         PCFG0 bit       180         PCFG1 bit       180         PCFG2 bit       180         PCH       56         PCL       56, 198         PCLATH       56         PD       52, 194         PEIE       34, 111         PEIF       34         Peripheral Bank       57         Peripheral Banks       57         Peripheral Banks       57         Peripheral Register Banks       46         PICDEM-1 Low-Cost PICnicro Demo Board       235         PICDEM-2 Low-Cost PIC16CXX Demo Board       235         PICDEM-3 Low-Cost PIC16CXX Demo Board       235         PICDEM-4 Low-Cost PIC16CXX Demo Board       235         PICDEM-3 Low-Cost PIC16CXX Demo Board       236         PICSTART" Plus Entry Level Development System       235         PIE1       28, 48         PIE2       28, 36, 49         PIR       126, 130, 132
P       134         Packaging Information       281         PC (Program Counter)       56         PCFG0 bit       180         PCFG1 bit       180         PCFG2 bit       180         PCH       56         PCL       56, 198         PCLATH       56         PD       52, 194         PEIE       34, 111         PEIF       34         Peripheral Bank       57         Peripheral Banks       57         Peripheral Banks       57         Peripheral Interrupt Enable       35         Peripheral Register Banks       46         PICDEM-1 Low-Cost PICnicro Demo Board       235         PICDEM-2 Low-Cost PIC16CXX Demo Board       235         PICDEM-3 Low-Cost PIC16CXX Demo Board       236         PICDEM-3 Low-Cost PIC16CXX Demo Board       235         PIE       126, 130, 132         PIE1       28, 48         PIE2       28, 36, 49         PIR       126, 130, 132         PIR1       28, 48
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Interrupt Enable         35           Peripheral Register Banks         46           PICDEM-1 Low-Cost PIC Inicro Demo Board         235           PICDEM-1 Low-Cost PIC16CXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXXX Demo Board         236           PIE1         28, 48           PIE2         28, 36, 49           PIR         28, 48           PIR2         28, 48           PIR2         28, 48           PIR2         28, 48           PIR2         28, 49           PM0         191, 195
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Interrupt Enable         35           Peripheral Register Banks         46           PICDEM-1 Low-Cost PIC Inicro Demo Board         235           PICDEM-1 Low-Cost PIC16CXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXXX Demo Board         236           PICE         126, 130, 132           PIE1         28, 48           PIE2         28, 36, 49           PIR         28, 48           PIR2         28, 48           PIR2         28, 48           PIR2         28, 48           PIR2         28, 49           PM0         191,
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Interrupt Enable         35           Peripheral Register Banks         46           PICDEM-1 Low-Cost PIC Inicro Demo Board         235           PICDEM-1 Low-Cost PIC16CXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXXX Demo Board         236           PIE1         28, 48           PIE2         28, 36, 49           PIR         28, 48           PIR2         28, 48           PIR2         28, 48           PIR2         28, 48           PIR2         28, 49           PM0         191, 195
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Interrupt Enable         35           Peripheral Register Banks         46           PICDEM-1 Low-Cost PIC Inicro Demo Board         235           PICDEM-1 Low-Cost PIC16CXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXXX Demo Board         236           PICE         126, 130, 132           PIE1         28, 48           PIE2         28, 36, 49           PIR         28, 48           PIR2         28, 48           PIR2         28, 48           PIR2         28, 48           PIR2         28, 49           PM0         191,
P         134           Packaging Information         281           PC (Program Counter)         56           PCFG0 bit         180           PCFG1 bit         180           PCFG2 bit         180           PCH         56           PCL         56, 198           PCLATH         56           PD         52, 194           PEIE         34, 111           PEIF         34           Peripheral Bank         57           Peripheral Banks         57           Peripheral Banks         57           Peripheral Interrupt Enable         35           Peripheral Register Banks         46           PICDEM-1 Low-Cost PICnicro Demo Board         235           PICDEM-2 Low-Cost PIC16CXX Demo Board         235           PICDEM-3 Low-Cost PIC16CXXX Demo Board         236           PIE1         28, 48           PIE2         28, 36, 49           PIR         126, 130, 132           PIR1         28, 48           PIR2         28, 48           PIR2         28, 48           PIR2         28, 48           PIR2         28, 49           PM0         191, 19

PORTB PORTB Interrupt on Change			
PORTC			
PORTD			
PORTE	20,	-10, ∕10	82
PORTF			
PORTG			
Power-down Mode			
Power-on Reset (POR)			24
Power-up Timer (PWRT)			
PR1			
PR2		28,	49
PR3/CA1H			
PR3/CA1L			28
PR3H/CA1H			
PR3L/CA1L			
Prescaler Assignments			
PRO MATE" II Universal Programmer			
PRODH			
PRODL			
Program Counter (PC)	•••••		56
Program Memory			
External Access Waveforms			
External Connection Diagram			45
Мар			43
Modes			
Extended Microcontroller			43
Microcontroller			
Microprocessor			
Protected Microcontroller			43
Protected Microcontroller			
Operation			43
Operation Organization			43 43
Operation Organization Protected Microcontroller		 	43 43 43
Operation Organization Protected Microcontroller PS0		  53,	43 43 43 97
Operation Organization Protected Microcontroller PS0 PS1		  53, 53,	43 43 43 97 97
Operation Organization Protected Microcontroller PS0 PS1 PS2		 53, 53, 53,	43 43 43 97 97 97
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3		 53, 53, 53, 53,	43 43 97 97 97 97
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH		 53, 53, 53, 53, 39,	43 43 97 97 97 97 54
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCH		 53, 53, 53, 53, 39, 28,	43 43 97 97 97 97 54 49
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH		 53, 53, 53, 53, 39, 28,	43 43 97 97 97 97 54 49
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCH		 53, 53, 53, 53, 39, 28, 28,	43 43 97 97 97 97 54 49 49
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCH PW1DCL PW2DCH		 53, 53, 53, 53, 39, 28, 28, 28,	43 43 97 97 97 97 54 49 49
Operation         Organization           Protected Microcontroller         PS0           PS1         PS2           PS3         PUSH           PW1DCH         PW1DCL           PW2DCH         PW2DCL		 53, 53, 53, 53, 39, 28, 28, 28, 28,	43 43 97 97 97 97 54 49 49 49
Operation         Organization           Protected Microcontroller         PS0           PS1         PS2           PS3         PUSH           PW1DCH         PW1DCL           PW2DCH         PW2DCL           PW3DCH         PW3DCH		 53, 53, 53, 53, 39, 28, 28, 28, 28, 30,	43 43 97 97 97 54 49 49 49 50
Operation         Organization           Protected Microcontroller         PS0           PS1         PS2           PS3         PUSH           PW1DCH         PW1DCL           PW2DCH         PW2DCL           PW3DCL         PW3DCL		 53, 53, 53, 53, 28, 28, 28, 28, 30, 30,	43 43 97 97 97 97 54 49 49 49 50 50
Operation         Organization           Protected Microcontroller         PS0           PS1         PS2           PS3         PUSH           PW1DCH         PW1DCL           PW2DCH         PW2DCL           PW3DCL         PW3DCL           PW3DCL         PW4	10	 53, 53, 53, 53, 39, 28, 28, 28, 28, 30, 30, 30, 1, 1	43 43 97 97 97 97 54 49 49 49 50 50 07
Operation         Organization           Protected Microcontroller         PS0           PS1         PS2           PS3         PUSH           PW1DCH         PW1DCL           PW2DCH         PW2DCL           PW3DCL         PW3DCL           PW3DCL         PW3DCL           PWM         Duty Cycle	. 10	 53, 53, 53, 53, 28, 28, 28, 28, 30, 30, 1, 1	43 43 97 97 97 54 49 49 49 50 50 07 08
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCH PW1DCL PW2DCH PW2DCL PW2DCL PW3DCL PW3DCL PW3DCL PW3DCL PW3DCL PWM Duty Cycle External Clock Source	. 10	 53, 53, 53, 53, 53, 39, 28, 28, 28, 30, 30, 1, 1 1 1	43 43 97 97 97 54 49 49 49 50 50 07 08 09
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCH PW1DCL PW2DCH PW2DCL PW2DCL PW3DCL PW3DCL PW3DCL PW3DCL PW3DCL PWM Duty Cycle External Clock Source Frequency vs. Resolution	. 10	 53, 53, 53, 53, 39, 28, 28, 28, 30, 30, 1, 1 1 1 1	43 43 97 97 97 97 54 49 49 49 50 07 08 09 08
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCH PW1DCL PW2DCH PW2DCL PW2DCL PW3DCL PW3DCL PW3DCL PW3DCL PW3DCL PWM Duty Cycle External Clock Source Frequency vs. Resolution Interrupts	. 10	 53, 53, 53, 53, 53, 28, 28, 28, 28, 30, 30, 1, 1 1 1 1	43 43 97 97 97 54 49 49 49 50 50 07 08 09 08 08
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCH PW1DCL PW2DCH PW2DCL PW2DCL PW3DCL PW3DCL PW3DCL PW3DCL PW3DCL PWM Duty Cycle External Clock Source Frequency vs. Resolution Interrupts Max Resolution/Frequency for External Clock		 53, 53, 53, 53, 53, 28, 28, 28, 28, 30, 30, 1, 1 1 1 1 1 1	43 43 97 97 97 54 49 49 49 50 07 08 09 08 08 09
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCH PW1DCL PW2DCL PW2DCL PW2DCL PW3DCL PW3DCL PW3DCL PW3DCL PW3DCL PWM Duty Cycle External Clock Source Frequency vs. Resolution Interrupts Max Resolution/Frequency for External Clock Output	. 10 Inpu	 53, 53, 53, 53, 53, 53, 39, 28, 28, 28, 30, 30, 1, 1 1 1 1 1 1 1	43 43 97 97 97 54 49 49 49 50 07 08 09 08 09 07
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCH PW1DCL PW2DCH PW2DCL PW2DCL PW3DCL PW3DCL PW3DCL PW3DCL PW3DCL PWM Duty Cycle External Clock Source Frequency vs. Resolution Interrupts Max Resolution/Frequency for External Clock Output Periods	. 10 Inpu	 53, 53, 53, 53, 53, 53, 53, 53, 53, 28, 28, 30, 30, 1, 1 1 1 1 1 1 1	43 43 97 97 97 97 54 49 49 49 50 07 08 09 08 09 07 08
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCH PW1DCL PW2DCH PW2DCL PW3DCL PW3DCL PW3DCL PW3DCL PW3DCL PWM Duty Cycle External Clock Source Frequency vs. Resolution Interrupts Max Resolution/Frequency for External Clock Output Periods PWM1	. 10 . 10	 53, 53, 53, 53, 53, 53, 53, 53, 53, 53,	43 43 97 97 97 97 97 97 97 97 97 97 97 97 97
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCL PW1DCL PW2DCL PW2DCL PW3DCL PW3DCL PW3DCL PW3DCL PWM Duty Cycle External Clock Source Frequency vs. Resolution Interrupts Max Resolution/Frequency for External Clock Output Periods PWM1 PWM1	. 10 . 10 . 10	 53, 53, 53, 53, 53, 53, 53, 53, 53, 53,	43 43 97 97 97 54 49 49 50 50 07 08 09 08 08 09 07 08 03 07
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCH PW1DCL PW2DCH PW2DCL PW3DCL PW3DCL PW3DCL PW3DCL PW3DCL PWM Duty Cycle External Clock Source Frequency vs. Resolution Interrupts Max Resolution/Frequency for External Clock Output Periods PWM1	. 10 . 10 . 10	 53, 53, 53, 53, 53, 53, 53, 53, 53, 53,	43 43 97 97 97 54 49 49 50 50 07 08 09 08 08 09 07 08 03 07
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCH PW1DCL PW2DCL PW2DCL PW3DCH PW3DCL PW3DCL PW3DCL PW3DCL PWM Duty Cycle External Clock Source Frequency vs. Resolution Interrupts Max Resolution/Frequency for External Clock Output Periods PWM1 PWM1	. 10 . 10 . 10. . 10. . 10.	 53, 53, 53, 53, 53, 53, 53, 53, 53, 53,	43 43 97 97 97 54 49 49 50 50 07 08 09 08 09 07 08 03 07 03
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCH PW1DCL PW2DCH PW2DCL PW3DCH PW3DCL PW3DCL PWM Duty Cycle External Clock Source Frequency vs. Resolution Interrupts Max Resolution/Frequency for External Clock Output Periods PWM1 PWM2	. 10 . 10 . 10. . 10. . 10. . 10. . 10.	 53, 53, 53, 53, 53, 53, 53, 53, 53, 53,	$\begin{array}{c} 43\\ 43\\ 97\\ 97\\ 97\\ 54\\ 49\\ 49\\ 50\\ 50\\ 07\\ 08\\ 09\\ 08\\ 09\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ \end{array}$
Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCL PW1DCL PW2DCH PW2DCL PW3DCH PW3DCL PW3DCL PWM Duty Cycle External Clock Source Frequency vs. Resolution Interrupts Max Resolution/Frequency for External Clock Output Periods PWM1 PWM2 PWM2 PWM2ON	. 10 . 10 . 10 . 10 . 10	 53, 53, 53, 53, 53, 53, 28, 28, 28, 28, 28, 30, 1, 1 1 1 2, 1 2, 1 2, 1 2, 1 2, 1 2, 1 2, 1 2,	$\begin{array}{r} 43\\ 43\\ 97\\ 97\\ 57\\ 49\\ 49\\ 49\\ 49\\ 50\\ 07\\ 08\\ 09\\ 08\\ 09\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 07\\ 03\\ 03\\ 07\\ 03\\ 07\\ 03\\ 03\\ 07\\ 03\\ 03\\ 07\\ 03\\ 03\\ 07\\ 03\\ 03\\ 03\\ 03\\ 07\\ 03\\ 03\\ 03\\ 03\\ 03\\ 03\\ 03\\ 03\\ 03\\ 03$

## **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager Total Pages Sent
RE:	Reader Response
From	n: Name
	Company
	Address
	City / State / ZIP / Country
	Telephone: () FAX: ()
Appl	lication (optional):
Would you like a reply? Y N	
Device: PIC17C7XX Literature Number: DS30289C	
Questions:	
1. \	What are the best features of this document?
-	
-	
2. I	How does this document meet your hardware and software development needs?
-	
3. I	Do you find the organization of this data sheet easy to follow? If not, why?
-	
4.	What additions to the data sheet do you think would enhance the structure and subject?
-	
5.	What deletions from the data sheet could be made without affecting the overall usefulness?
-	
-	
6. I	Is there any incorrect or misleading information (what and where)?
-	
7.	How would you improve this document?
<i>.</i>	
-	
8. I	How would you improve our software, systems, and silicon products?