



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	16KB (8K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.23x24.23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c752-33e-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 2.0 DEVICE VARIETIES

Each device has a variety of frequency ranges and packaging options. Depending on application and production requirements, the proper device option can be selected using the information in the PIC17C7XX Product Selection System section at the end of this data sheet. When placing orders, please use the "PIC17C7XX Product Identification System" at the back of this data sheet to specify the correct part number. When discussing the functionality of the device, memory technology and voltage range does not matter.

There are two memory type options. These are specified in the middle characters of the part number.

- 1. **C**, as in PIC17**C**756A. These devices have EPROM type memory.
- 2. **CR**, as in PIC17**CR**756A. These devices have ROM type memory.

All these devices operate over the standard voltage range. Devices are also offered which operate over an extended voltage range (and reduced frequency range). Table 2-1 shows all possible memory types and voltage range designators for a particular device. These designators are in **bold** typeface.

TABLE 2-1:	<b>DEVICE MEMORY</b>	VARIETIES
------------	----------------------	-----------

Memory Type		Voltage Range				
		Standard	Extended			
EPROM		PIC17CXXX	PIC17LCXXX			
ROM		PIC17CRXXX	PIC17LCRXXX			
Note:	Not all memory technologies are available					
1	for a particular device.					

#### 2.1 UV Erasable Devices

The UV erasable version, offered in CERQUAD package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Third party programmers also are available; refer to the *Third Party Guide* for a list of sources.

#### 2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

#### 2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

#### 2.4 Serialized Quick-Turnaround Production (SQTP<sup>sm</sup>) Devices

Microchip offers a unique programming service, where a few user defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

## 2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, thus giving customers a low cost option for high volume, mature products.

ROM devices do not allow serialization information in the program memory space.

For information on submitting ROM code, please contact your regional sales office.

Note: Presently, NO ROM versions of the PIC17C7XX devices are available.

# PIC17C7XX

NOTES:

#### 6.2 Peripheral Interrupt Enable Register1 (PIE1) and Register2 (PIE2)

These registers contains the individual enable bits for the peripheral interrupts.

#### REGISTER 6-2: PIE1 REGISTER (ADDRESS: 17h, BANK 1)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE			
	bit 7			<u>.</u>			<u> </u>	bit 0			
54 <b>7</b>			t an Chango	Frabla bit							
Dit 7	1 = Enable PORTB interrupt-on-change 0 = Disable PORTB interrupt-on-change										
bit 6	TMR3IE: TMR3 Interrupt Enable bit 1 = Enable TMR3 interrupt 0 = Disable TMR3 interrupt										
bit 5	TMR2IE: TMR2 Interrupt Enable bit 1 = Enable TMR2 interrupt 0 = Disable TMR2 interrupt										
bit 4	<b>TMR1IE</b> : TMR1 Interrupt Enable bit 1 = Enable TMR1 interrupt 0 = Disable TMR1 interrupt										
bit 3	<b>CA2IE</b> : Ca 1 = Enabl∉ 0 = Disabl	apture2 Interr e Capture2 in e Capture2 ir	upt Enable b iterrupt nterrupt	oit							
bit 2	<b>CA1IE</b> : Ca 1 = Enable 0 = Disable	apture1 Interr e Capture1 in e Capture1 ir	upt Enable b terrupt nterrupt	vit							
bit 1	<b>TX1IE</b> : USART1 Transmit Interrupt Enable bit 1 = Enable USART1 Transmit buffer empty interrupt 0 = Disable USART1 Transmit buffer empty interrupt										
bit 0	RC1IE: USART1 Receive Interrupt Enable bit 1 = Enable USART1 Receive buffer full interrupt 0 = Disable USART1 Receive buffer full interrupt										
	Legend:										
	R = Reada	able bit	W = W	/ritable bit	U = Unir	nplemented bit	, read as '0'	,			
	- n = Value	at POR Res	et '1' = B	it is set	'0' = Bit i	s cleared	x = Bit is un	Iknown			

#### EXAMPLE 6-2: SAVING STATUS AND WREG IN RAM (NESTED)

; The addresses that are used to store the CPUSTA and WREG values must be in the data memory ; address range of 1Ah - 1Fh. Up to 6 locations can be saved and restored using the MOVFP ; instruction. This instruction neither affects the status bits, nor corrupts the WREG register. ; This routine uses the FRSO, so it controls the FS1 and FSO bits in the ALUSTA register. Nobank FSR EOU 0x40 Bank FSR EQU 0x41 ALU\_Temp EQU 0x42 WREG TEMP EQU 0x43 BSR S1 EQU 0x01A ; 1st location to save BSR 0x01B BSR S2 EQU ; 2nd location to save BSR (Label Not used in program) BSR S3 EQU 0x01C ; 3rd location to save BSR (Label Not used in program) BSR S4 EQU 0x01D ; 4th location to save BSR (Label Not used in program) 0x01E BSR\_S5 EQU ; 5th location to save BSR (Label Not used in program) 0x01F ; 6th location to save BSR (Label Not used in program) BSR\_S6 EOU INITIALIZATION CALL CLEAR RAM ; Must Clear all Data RAM INIT\_POINTERS ; Must Initialize the pointers for POP and PUSH CLRF BSR, F ; Set All banks to 0 CLRF ALUSTA, F ; FSR0 post increment BSF ALUSTA, FS1 CLRF WREG, F ; Clear WREG MOVLW BSR S1 ; Load FSR0 with 1st address to save BSR MOVWF FSR0 MOVWF Nobank FSR MOVLW 0x20 MOVWF Bank\_FSR : ; Your code : : ; At Interrupt Vector Address PUSH BSF ALUSTA, FSO ; FSR0 has auto-increment, does not affect status bits BCF ALUSTA, FS1 ; does not affect status bits MOVFP BSR, INDF0 ; No Status bits are affected CLRF BSR, F ; Peripheral and Data RAM Bank 0 No Status bits are affected MOVPF ALUSTA, ALU\_Temp ; MOVPF FSR0, Nobank\_FSR ; Save the FSR for BSR values WREG, WREG TEMP MOVPF ; ; Restore FSR value for other values MOVFP Bank\_FSR, FSR0 MOVFP ALU\_Temp, INDF0 ; Push ALUSTA value MOVFP WREG TEMP, INDFO ; Push WREG value MOVFP PCLATH, INDF0 ; Push PCLATH value MOVPF FSR0, Bank FSR ; Restore FSR value for other values MOVFP Nobank FSR, FSR0 ; ; ; Interrupt Service Routine (ISR) code : ; POP CLRF ALUSTA, F ; FSR0 has auto-decrement, does not affect status bits MOVFP Bank FSR, FSR0 ; Restore FSR value for other values FSR0, F DECF ; ; Pop PCLATH value MOVFP INDF0, PCLATH ; Pop WREG value MOVFP INDF0, WREG ; FSR0 does not change BSF ALUSTA, FS1 MOVPF INDF0, ALU Temp ; Pop ALUSTA value MOVPF FSR0, Bank FSR ; Restore FSR value for other values Nobank\_FSR, F DECF ; MOVFP Nobank FSR, FSR0 ; Save the FSR for BSR values ALU Temp, ALUSTA MOVFP ; MOVFP INDF0, BSR ; No Status bits are affected RETFIE ; Return from interrupt (enable interrupts)

### 7.2 Data Memory Organization

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, and the second is the Special Function Registers (SFR) area. The SFRs control and provide status of device operation.

Portions of data memory are banked, this occurs in both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM.

Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to the unbanked region, the BSR bits are ignored. Figure 7-5 shows the data memory map organization.

Instructions MOVPF and MOVFP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has six more locations than peripheral registers, which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly, or indirectly (through file select registers FSR0 and FSR1) (see Section 7.4). Indirect addressing uses the appropriate control bits of the BSR for access into the banked areas of data memory. The BSR is explained in greater detail in Section 7.8.

#### 7.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

All the PIC17C7XX devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLR bank instruction has been added to the instruction set. GPRs are not initialized by a Poweron Reset and are unchanged on all other RESETS.

# 7.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (Figure 7-5). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLB bank instruction has been provided.

#### 8.1 Table Writes to Internal Memory

A table write operation to internal memory causes a long write operation. The long write is necessary for programming the internal EPROM. Instruction execution is halted while in a long write cycle. The long write will be terminated by any enabled interrupt. To ensure that the EPROM location has been well programmed, a minimum programming time is required (see specification #D114). Having only one interrupt enabled to terminate the long write ensures that no unintentional interrupts will prematurely terminate the long write.

The sequence of events for programming an internal program memory location should be:

- 1. Disable all interrupt sources, except the source to terminate EPROM program write.
- 2. Raise MCLR/VPP pin to the programming voltage.
- 3. Clear the WDT.
- 4. Do the table write. The interrupt will terminate the long write.
- 5. Verify the memory location (table read).
  - Note 1: Programming requirements must be met. See timing specification in electrical specifications for the desired device. Violating these specifications (including temperature) may result in EPROM locations that are not fully programmed and may lose their state over time.
    - 2: If the VPP requirement is not met, the table write is a 2-cycle write and the program memory is unchanged.

#### 8.1.1 TERMINATING LONG WRITES

An interrupt source or RESET are the only events that terminate a long write operation. Terminating the long write from an interrupt source requires that the interrupt enable and flag bits are set. The GLINTD bit only enables the vectoring to the interrupt address.

If the TOCKI, RA0/INT, or TMR0 interrupt source is used to terminate the long write, the interrupt flag of the highest priority enabled interrupt, will terminate the long write and automatically be cleared.

- **Note 1:** If an interrupt is pending, the TABLWT is aborted (a NOP is executed). The highest priority pending interrupt, from the TOCKI, RA0/INT, or TMR0 sources that is enabled, has its flag cleared.
  - 2: If the interrupt is not being used for the program write timing, the interrupt should be disabled. This will ensure that the interrupt is not lost, nor will it terminate the long write prematurely.

If a peripheral interrupt source is used to terminate the long write, the interrupt enable and flag bits must be set. The interrupt flag will not be automatically cleared upon the vectoring to the interrupt vector address.

The GLINTD bit determines whether the program will branch to the interrupt vector when the long write is terminated. If GLINTD is clear, the program will vector, if GLINTD is set, the program will not vector to the interrupt address.

Interrupt Source	GLINTD	Enable Bit	Flag Bit	Action
RA0/INT,	0	1	1	Terminate long table write (to internal program memory), branch to interrupt vector (branch clears flag bit)
TOCKI	0	1	0	None.
loon	1	0	x	None.
	1	1	1	Terminate long table write, do not branch to interrupt vector (flag is automatically cleared).
Peripheral	0	1	1	Terminate long table write, branch to interrupt vector.
	0	1	0	None.
	1	0	x	None.
	1	1	1	Terminate long table write, do not branch to interrupt vector (flag remains set).

#### TABLE 8-1: INTERRUPT - TABLE WRITE INTERACTION

Name	Bit	Buffer Type	Function
RB0/CAP1	bit0	ST	Input/output or the Capture1 input pin. Software programmable weak pull-up and interrupt-on-change features.
RB1/CAP2	bit1	ST	Input/output or the Capture2 input pin. Software programmable weak pull-up and interrupt-on-change features.
RB2/PWM1	bit2	ST	Input/output or the PWM1 output pin. Software programmable weak pull-up and interrupt-on-change features.
RB3/PWM2	bit3	ST	Input/output or the PWM2 output pin. Software programmable weak pull-up and interrupt-on-change features.
RB4/TCLK12	bit4	ST	Input/output or the external clock input to Timer1 and Timer2. Software programmable weak pull-up and interrupt-on-change features.
RB5/TCLK3	bit5	ST	Input/output or the external clock input to Timer3. Software programmable weak pull-up and interrupt-on-change features.
RB6/SCK	bit6	ST	Input/output or the Master/Slave clock for the SPI. Software programmable weak pull-up and interrupt-on-change features.
RB7/SDO	bit7	ST	Input/output or data output for the SPI. Software programmable weak pull-up and interrupt-on-change features.

TABLE 10-3: PORTB FUI	NCTIONS
-----------------------	---------

Legend: ST = Schmitt Trigger input

#### TABLE 10-4: REGISTERS/BITS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
12h, Bank 0	PORTB	RB7/ SDO	RB6/ SCK	RB5/ TCLK3	RB4/ TCLK12	RB3/ PWM2	RB2/ PWM1	RB1/ CAP2	RB0/ CAP1	XXXX XXXX	uuuu uuuu
11h, Bank 0	DDRB	Data Dire	ction Regis	ter for PORT	В					1111 1111	1111 1111
10h, Bank 0	PORTA	RBPU	_	RA5/ TX1/CK1	RA4/ RX1/DT1	RA3/ SDI/SDA	<u>R</u> A2/ SS/SCL	RA1/T0CKI	RA0/INT	0-xx 11xx	0-uu 11uu
06h, Unbanked	CPUSTA	—	—	STKAV	GLINTD	ТО	PD	POR	BOR	11 11qq	11 qquu
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	<b>T0CKIE</b>	T0IE	INTE	0000 0000	0000 0000
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition. Shaded cells are not used by PORTB.

#### TABLE 10-5: PORTC FUNCTIONS

Name	Bit	Buffer Type	Function
RC0/AD0	bit0	TTL	Input/output or system bus address/data pin.
RC1/AD1	bit1	TTL	Input/output or system bus address/data pin.
RC2/AD2	bit2	TTL	Input/output or system bus address/data pin.
RC3/AD3	bit3	TTL	Input/output or system bus address/data pin.
RC4/AD4	bit4	TTL	Input/output or system bus address/data pin.
RC5/AD5	bit5	TTL	Input/output or system bus address/data pin.
RC6/AD6	bit6	TTL	Input/output or system bus address/data pin.
RC7/AD7	bit7	TTL	Input/output or system bus address/data pin.

Legend: TTL = TTL input

#### TABLE 10-6: REGISTERS/BITS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
11h, Bank 1	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	uuuu uuuu
10h, Bank 1	DDRC	Data Dire	Data Direction Register for PORTC							1111 1111	1111 1111

Legend: x = unknown, u = unchanged

#### 10.4 PORTD and DDRD Registers

PORTD is an 8-bit bi-directional port. The corresponding data direction register is DDRD. A '1' in DDRD configures the corresponding port pin as an input. A '0' in the DDRD register configures the corresponding port pin as an output. Reading PORTD reads the status of the pins, whereas writing to PORTD will write to the port latch. PORTD is multiplexed with the system bus. When operating as the system bus, PORTD is the high order byte of the address/data bus (AD15:AD8). The timing for the system bus is shown in the Electrical Specifications section.

**Note:** This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 10-4 shows an instruction sequence to initialize PORTD. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

#### EXAMPLE 10-4: INITIALIZING PORTD

MOVLB	1	;	Select Bank 1
CLRF	PORTD,	F;	Initialize PORTD data
		;	latches before setting
		;	the data direction reg
MOVLW	0xCF	;	Value used to initialize
		;	data direction
MOVWF	DDRD	;	Set RD<3:0> as inputs
		;	RD<5:4> as outputs
		;	RD<7:6> as inputs

#### FIGURE 10-10: BLOCK DIAGRAM OF RD7:RD0 PORT PINS (IN I/O PORT MODE)







#### TABLE 10-9: PORTE FUNCTIONS

Name	Bit	Buffer Type	Function
RE0/ALE	bit0	TTL	Input/output or system bus Address Latch Enable (ALE) control pin.
RE1/OE	bit1	TTL	Input/output or system bus Output Enable ( $\overline{OE}$ ) control pin.
RE2/WR	bit2	TTL	Input/output or system bus Write (WR) control pin.
RE3/CAP4	bit3	ST	Input/output or Capture4 input pin.

Legend: TTL = TTL input, ST = Schmitt Trigger input

#### TABLE 10-10: REGISTERS/BITS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
15h, Bank 1	PORTE	—	—	_	—	RE3/CAP4	RE2/WR	RE1/OE	RE0/ALE	xxxx	uuuu
14h, Bank 1	DDRE	Data Dire	ction Regis	ter for PORT	ΓE					1111	1111
14h, Bank 7	CA4L	Capture4	Low Byte							xxxx xxxx	uuuu uuuu
15h, Bank 7	CA4H	Capture4	High Byte							xxxx xxxx	uuuu uuuu
16h, Bank 7	TCON3	—	CA4OVF	CA30VF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTE.

#### 13.2.3 READING THE CAPTURE REGISTERS

The Capture overflow status flag bits are double buffered. The master bit is set if one captured word is already residing in the Capture register and another "event" has occurred on the CAPx pin. The new event will not transfer the TMR3 value to the capture register, protecting the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture register, the master overflow bit is transferred to the slave overflow bit (CAxOVF) and then the master bit is reset. The user can then read TCONx to determine the value of CAxOVF.

An example of an instruction sequence to read capture registers and capture overflow flag bits is shown in Example 13-1. Depending on the capture source, different registers will need to be read.

#### EXAMPLE 13-1: SEQUENCE TO READ CAPTURE REGISTERS

; Select Bank 3

```
MOVLB 3
MOVPF CA2L, LO_BYTE
MOVPF CA2H, HI_BYTE
MOVPF TCON2, STAT_VAL
```

; Read Capture2 low byte, store in LO\_BYTE ; Read Capture2 high byte, store in HI\_BYTE

```
N2, STAT_VAL ; Read TCON2 into file STAT_VAL
```

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
16h, Bank 7	TCON3	—	CA40VF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000
12h, Bank 2	TMR3L	Holding R	egister for t	he Low Byte	of the 16-bit	TMR3 Reg	jister			xxxx xxxx	uuuu uuuu
13h, Bank 2	TMR3H	Holding R	egister for t	he High Byte	of the 16-bit	TMR3 Reg	gister			XXXX XXXX	uuuu uuuu
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	_	_	STKAV	GLINTD	TO	PD	POR	BOR	11 11qq	11 qquu
16h, Bank 2	PR3L/CA1L	Timer3 Pe	riod Regist	er, Low Byte/	Capture1 Re	gister, Low	/ Byte			XXXX XXXX	uuuu uuuu
17h, Bank 2	PR3H/CA1H	Timer3 Pe	riod Regist	er, High Byte	/Capture1 R	egister, Hig	h Byte			XXXX XXXX	uuuu uuuu
14h, Bank 3	CA2L	Capture2	Low Byte							XXXX XXXX	uuuu uuuu
15h, Bank 3	CA2H	Capture2	High Byte							XXXX XXXX	uuuu uuuu
12h, Bank 7	CA3L	Capture3	Low Byte							XXXX XXXX	uuuu uuuu
13h, Bank 7	CA3H	Capture3	High Byte							XXXX XXXX	uuuu uuuu
14h, Bank 7	CA4L	Capture4	Low Byte							xxxx xxxx	uuuu uuuu
15h, Bank 7	CA4H	Capture4	High Byte							XXXX XXXX	uuuu uuuu

#### TABLE 13-6: REGISTERS ASSOCIATED WITH CAPTURE

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition. Shaded cells are not used by Capture.

# PIC17C7XX

NOTES:

#### 14.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 14-2. The data comes in the RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at 16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at FOSC.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG (if it is empty). If the transfer is complete, the interrupt bit, RCIF, is set. The actual interrupt can be enabled/ disabled by setting/clearing the RCIE bit. RCIF is a read only bit which is cleared by the hardware. It is cleared when RCREG has been read and is empty. RCREG is a double buffered register (i.e., it is a twodeep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR. On detection of the STOP bit of the third byte, if the RCREG is still full, then the overrun error bit, OERR (RCSTA<1>) will be set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software which is done by reset-

FIGURE 14-5: RX PIN SAMPLING SCHEME



Note: The FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received data. Therefore, it is essential for the user to read the RCSTA register before reading RCREG, in order not to lose the old FERR and RX9D information.

#### 14.2.3 SAMPLING

The data on the RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX/DT pin. The sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 14-5).

The x16 clock is a free running clock and the three sample points occur at a frequency of every 16 falling edges.



#### FIGURE 14-6: START BIT DETECT



# 15.3 Connection Considerations for I<sup>2</sup>C Bus

For standard mode  $I^2C$  bus devices, the values of resistors  $R_p R_s$  in Figure 15-42 depends on the following parameters:

- Supply voltage
- Bus capacitance
- Number of connected devices (input current + leakage current)

The supply voltage limits the minimum value of resistor  $R_p$  due to the specified minimum sink current of 3 mA at VoL max = 0.4V for the specified output stages. For

example, with a supply voltage of VDD =  $5V \pm 10\%$  and VOL max = 0.4V at 3 mA,  $R_p \min$  = (5.5-0.4)/0.003 = 1.7 k $\Omega$ . VDD as a function of  $R_p$  is shown in Figure 15-42. The desired noise margin of 0.1 VDD for the low level, limits the maximum value of  $R_s$ . Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections and pins. This capacitance limits the maximum value of  $R_p$  due to the specified rise time (Figure 15-42).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register and controls the slew rate of the I/O pins when in  $I^2C$  mode (master or slave).

#### FIGURE 15-42: SAMPLE DEVICE CONFIGURATION FOR I<sup>2</sup>C BUS



#### 17.1 Configuration Bits

The PIC17CXXX has eight configuration locations (Table 17-1). These locations can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations. Any write to a configuration location, regardless of the data, will program that configuration bit. A TABLWT instruction and raising the MCLR/VPP pin to the programming voltage are both required to write to program memory locations. The configuration bits can be read by using the TABLRD instructions. Reading any configuration location between FE00h and FE07h will read the low byte of the configuration word (Figure 17-1) into the TAB-LATL register. The TABLATH register will be FFh. Reading a configuration location between FE08h and FE0Fh will read the high byte of the configuration word into the TABLATL register. The TABLATH register will be FFh.

Addresses FE00h through FE0Fh are only in the program memory space for Microcontroller and Code Protected Microcontroller modes. A device programmer will be able to read the configuration word in any processor mode. See programming specifications for more detail.

#### TABLE 17-1: CONFIGURATION LOCATIONS

Bit	Address
FOSC0	FE00h
FOSC1	FE01h
WDTPS0	FE02h
WDTPS1	FE03h
PM0	FE04h
PM1	FE06h
BODEN	FE0Eh
PM2	FE0Fh

Note:	When programming the desired configura-
	tion locations, they must be programmed
	in ascending order, starting with address
	FE00h.

### 17.2 Oscillator Configurations

#### 17.2.1 OSCILLATOR TYPES

The PIC17CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LF Low Power Crystal
- XT Crystal/Resonator
- EC External Clock Input
- RC Resistor/Capacitor

For information on the different oscillator types and how to use them, please refer to Section 4.0.

### 17.3 Watchdog Timer (WDT)

The Watchdog Timer's function is to recover from software malfunction, or to reset the device while in SLEEP mode. The WDT uses an internal free running on-chip RC oscillator for its clock source. This does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. The WDT can be permanently disabled by programming the configuration bits WDTPS1:WDTPS0 as '00' (Section 17.1).

Under normal operation, the WDT must be cleared on a regular interval. This time must be less than the minimum WDT overflow time. Not clearing the WDT in this time frame will cause the WDT to overflow and reset the device.

#### 17.3.1 WDT PERIOD

The WDT has a nominal time-out period of 12 ms (with postscaler = 1). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, configuration bits should be used to enable the WDT with a greater prescale. Thus, typical time-out periods up to 3.0 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and its postscale setting and prevent it from timing out, thus generating a device RESET condition.

The  $\overline{\text{TO}}$  bit in the CPUSTA register will be cleared upon a WDT time-out.

#### FIGURE 17-1: WATCHDOG TIMER BLOCK DIAGRAM



#### TABLE 17-2: REGISTERS/BITS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
_	Config	See Figu	ire 17-1 fo	r location of	f WDTPSx b	oits in Config	guration Wo	ord.		(Note 1)	(Note 1)
06h, Unbanked	CPUSTA	_	—	STKAV	GLINTD	TO	PD	POR	BOR	11 11qq	11 qquu
Logond:	inimplemente	d rood og	10' m - 110	luo donono	la on conditi	ion Shadaa	l collo oro n	ot upod by t		11	1100

**Note** 1: This value will be as the device was programmed, or if unprogrammed, will read as all '1's.

The WDT and postscaler are cleared when:

- The device is in the RESET state
- A SLEEP instruction is executed
- A CLRWDT instruction is executed
- Wake-up from SLEEP by an interrupt

The WDT counter/postscaler will start counting on the first edge after the device exits the RESET state.

#### 17.3.3 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., Max. WDT postscaler), it may take several seconds before a WDT time-out occurs.

The WDT and postscaler become the Power-up Timer whenever the PWRT is invoked.

#### 17.3.4 WDT AS NORMAL TIMER

When the WDT is selected as a normal timer, the clock source is the device clock. Neither the WDT nor the postscaler are directly readable or writable. The overflow time is 65536 Tosc cycles. On overflow, the TO bit is cleared (device is not RESET). The CLRWDT instruction can be used to set the TO bit. This allows the WDT to be a simple overflow timer. The simple timer does not increment when in SLEEP.

# PIC17C7XX

NOTES:

# 20.0 PIC17C7XX ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings †

Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 V to +7.5 V
Voltage on MCLR with respect to Vss (Note 2)	0.3 V to +14 V
Voltage on RA2 and RA3 with respect to Vss	0.3 V to +8.5 V
Voltage on all other pins with respect to Vss	0.3 V to VDD + 0.3 V
Total power dissipation (Note 1)	1.0 W
Maximum current out of Vss pin(s) - total (@ 70°C)	500 mA
Maximum current into VDD pin(s) - total(@ 70°C)	500 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, Iок (Vo < 0 or Vo > Voo)	±20 mA
Maximum output current sunk by any I/O pin (except RA2 and RA3)	35 mA
Maximum output current sunk by RA2 or RA3 pins	60 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA and PORTB (combined)	150 mA
Maximum current sourced by PORTA and PORTB (combined)	100 mA
Maximum current sunk by PORTC, PORTD and PORTE (combined)	150 mA
Maximum current sourced by PORTC, PORTD and PORTE (combined)	100 mA
Maximum current sunk by PORTF and PORTG (combined)	150 mA
Maximum current sourced by PORTF and PORTG (combined)	100 mA
Maximum current sunk by PORTH and PORTJ (combined)	150 mA
Maximum current sourced by PORTH and PORTJ (combined)	100 mA
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\sum$ IOH} + $\sum$ {(VD	D-VOH) x IOH} + $\Sigma$ (VOL x IOL)

**2:** Voltage spikes below Vss at the  $\overline{\text{MCLR}}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100  $\Omega$  should be used when applying a "low" level to the  $\overline{\text{MCLR}}$  pin, rather than pulling this pin directly to Vss.

**†** NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

			Standard Op	perating C	Conditions	s (unles	s otherwise stated)
			Operating tel	mperature	-40°C	< <b>T</b> A <	+125°C for extended
DC CHA	RACTER	ISTICS			-40°C	$\leq TA \leq$	+85°C for industrial
					0°C	$\leq$ TA $\leq$	+70°C for commercial
			Operating vo	Itage VDD	range as o	describe	d in Section 20.1
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Input Leakage Current (Notes 2, 3)					
D060	lı∟	I/O ports (except RA2, RA3)	_	_	±1	μA	$\label{eq:Vss} \leq VPIN \leq VDD, \\ I/O Pin (in digital mode) at \\ hi-impedance PORTB \\ weak pull-ups disabled \\ \end{tabular}$
D061		MCLR, TEST	-	-	±2	μA	VPIN = Vss or VPIN = VDD
D062		RA2, RA3			±2	μΑ	$Vss \leq Vra2, \ Vra3 \leq 12V$
D063		OSC1 (EC, RC modes)	-	-	±1	μΑ	$Vss \leq V \text{PIN} \leq V \text{DD}$
D063B		OSC1 (XT, LF modes)	-	-	VPIN	μΑ	$RF \geq 1~M\Omega$
D064		MCLR, TEST	_	-	25	μA	VMCLR = VPP = 12V (when not programming)
D070	IPURB	PORTB Weak Pull-up Current	85	130	260	μA	$VPIN = VSS, \overline{RBPU} = 0$ $4.5V \le VDD \le 5.5V$
		Output Low Voltage					
D080	Voi	I/O ports					IOI = VDD/1.250 mA
2000		" o porto	-	_	0.1Vdd	V	$4.5V \le VDD \le 5.5V$
			-	-	0.1Vdd	V	VDD = 3.0V
D081		with TTL buffer	_	-	0.4	V	IOL = 6 mA, VDD = 4.5V (Note 6)
D082		RA2 and RA3	-	_	3.0	V	IOL = 60.0 mA, VDD = 5.5V
			-	-	0.6	V	IOL = 60.0 mA, VDD = 4.5V
D083		OSC2/CLKOUT	-	-	0.4	V	IOL = 1  mA,  VDD = 4.5  V
D084		(RC and EC osc modes)	-	-	0.1VDD	V	IOL = VDD/5 mA (PIC17LC7XX only)
		Output High Voltage (Note 3)					
D090	Vон	I/O ports (except RA2 and					IOH = -VDD/2.5 mA
		RA3)		-	-	V	$4.5V \le VDD \le 5.5V$
0001			0.9VDD 2.4	_	_	V	VDD = 3.0V $I_{OH} = -6.0 \text{ mA}$ $V_{OH} = -4.5V$
0031		with TTL buffer	2.7			v	(Note 6)
D093		OSC2/CLKOUT	2.4	-	-	V	IOH = -5  mA,  VDD = 4.5  V
D094		(RU and EU osc modes)	U.9VDD	_	_	V	IOH = -VDD/5 MA (PIC17LC7XX only)

Data in "Typ" column is at 5V, 25°C unless otherwise stated.

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17C7XX Programming Specifications (Literature number DS TBD).

**5:** The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Timer0	97
Timer1	
16-bit Mode	)5
Clock Source Select10	)1
On bit	)3
Section	)4
Timer2	
16-bit Mode	)5
Clock Source Select	)1
On hit 102 10	)3
Section 101, 10	14
Timer3	
Clock Source Select 10	11
	וי מו
On bit	
Section	U
TOONO	5
TCON3TU	13
A/D Conversion	<i>i</i> 4
Acknowledge Sequence Timing	5
Asynchronous Master Transmission	23
Asynchronous Reception12	26
Back to Back Asynchronous Master Transmission 12	24
Baud Rate Generator with Clock Arbitration 15	53
BRG Reset Due to SDA Collision17	'2
Bus Collision	
START Condition Timing17	′1
Bus Collision During a RESTART Condition	
(Case 1)	<b>'</b> 3
Bus Collision During a BESTART Condition	-
(Case 2) 17	73
Bus Collision During a START Condition	0
(SCI = 0) 17	20
(SOL = 0)	2
STOD Condition 17	7 /
STOP Condition	4
Bus Collision for Transmit and Acknowledge	0
External Parallel Resonant Crystal Oscillator Circuit	9
External Program Memory Access4	5
1°C Bus Data	9
1 <sup>2</sup> C Bus START/STOP bits	8
I <sup>2</sup> C Master Mode First START bit Timing	54
I <sup>2</sup> C Master Mode Reception Timing16	54
I <sup>2</sup> C Master Mode Transmission Timing16	51
Interrupt (INT, TMR0 Pins)4	10
Master Mode Transmit Clock Arbitration16	60
Oscillator Start-up Time2	24
PIC17C752/756 Capture Timing25	53
PIC17C752/756 CLKOUT and I/O25	60
PIC17C752/756 External Clock24	9
PIC17C752/756 Memory Interface Read26	6
PIC17C752/756 Memory Interface Write	55
PIC17C752/756 PWM Timing	53
PIC17C752/756 Reset, Watchdog Timer, Oscillator	-
Start-up Timer and Power-up Timer	51
PIC17C752/756 Timer0 Clock 25	52
PIC17C752/756 Timer1 Timer2 and Timer3 Clock 25	52
PIC17C752/756 LISABT Module Synchronous	~_
Popoivo 26	
	:1
PIC17C752/756 LISART Modulo	51
PIC17C752/756 USART Module	51
PIC17C752/756 USART Module Synchronous Transmission	51 50
PIC17C752/756 USART Module Synchronous Transmission	51 50 56
PIC17C752/756 USART Module Synchronous Transmission	51 50 56 40
PIC17C752/756 USART Module Synchronous Transmission	51 50 56 50 57
PIC17C752/756 USART Module Synchronous Transmission	51 50 56 40 57 29
PIC17C752/756 USART Module Synchronous Transmission	51 50 56 10 57 29 28

<b>.</b>	98. 99
TMR0 Read/Write in Timer Mode	100
TMR1, TMR2, and TMR3 in Timer Mode	115
Wake-Up from SLEEP	194
TLRD	229
TLWT	230
TMR0	
16-bit Read	99
16-bit Write	
Module	
Operation	
Overview	95
Prescaler Assignments	
Read/Write Considerations	
Read/Write in Timer Mode	100
	98, 99
I MRU Status/Control Register (1051A)	
I MIK I	28, 49
8-Dil Mode	104
Timer Mode	
Two 8-bit Timer/Counter Mode	104
Using with PWM	107
TMR1 Overflow Interrupt	
TMR1CS	101
TMR1IE	
TMR1IF	
TMR1ON	102
TMR2	28, 49
8-bit Mode	104
External Clock Input	104
In Timer Mode	115
Two 8-bit Timer/Counter Mode	101
	104
Using with PWM	104 107
Using with PWM TMR2 Overflow Interrupt	104 107 37
Using with PWM TMR2 Overflow Interrupt TMR2CS	104 107 37 101
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE	104 107 37 101 35
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF	104 107 37 101 35 37
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR2IF TMR2ON	104 107 37 101 35 37 102
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR2ON TMR3	104 107 
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From	104 107 
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To Functional Action of the second	104 107 37 101 35 37 102 114 114
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timor Medo	104 107 37 101 35 37 102 102 114 114 114
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode	104 107 37 101 35 37 102 114 114 114 114
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE. TMR2IF. TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview	104 107 37 101 35 37 102 102 114 114 115 110 95
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE. TMR2IF. TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing	104 107 37 101 35 37 102 102 114 114 114 115 110 95
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Elag bit TMR3IE	104 107 37 101 35 37 102 114 114 114 114 115 110 95 114 37
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS	104 107 37 101 35 37 102 102 114 114 114 115 95 14 
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS TMR3H	104 107 37 101 35 37 102 102 114 114 114 115 95 114 95 114 95 114 
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS TMR3H TMR3H TMR3IF.	104 107 37 101 35 37 102 102 114 114 114 115 10 95 114 95 114 110 95 
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS TMR3IE TMR3IF	104 107 37 101 35 37 102 102 114 114 114 115 110 95 114 37 101, 110 28, 49 35 37, 110
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3H TMR3IE TMR3IF TMR3L	104 107 37 37 101 35 37 102 102 114 114 114 114 115 10 95 37 101, 110 28, 49 35 37, 110 28, 49
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3H TMR3IE TMR3IF TMR3ON	104 107 37 37 101 35 37 102 102 114 114 114 115 10 95 37 101, 110 28, 49 35 37, 110 28, 49 102, 110
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS TMR3H TMR3IE TMR3IF TMR3L TMR3ON	104 107 37 37 101 102 102 114 114 114 115 110 95 114 37 101, 110 28, 49 35 37, 110 28, 49 102, 110 193, 194
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS TMR3H TMR3IE TMR3IF TMR3L TMR3ON	104 107 37 107 37 107 37 107 37 102 102 102 102 114 114 114 115 100 95 114 37 101, 110 28, 49 35 37, 110 28, 49 102, 110 193, 194 
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR3 Example, Reading From Example, Reading From Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3H TMR3IE TMR3IE TMR3L TMR3ON	104 107 37 37 101 102 102 114 114 114 115 110 95 114 37 101, 110 28, 49 35 37, 110 28, 49 102, 110 193, 194 117 230
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR3 Example, Reading From Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3H TMR3H TMR3IE TMR3IF TMR3L TMR3ON	104 107 37 37 101 102 102 114 114 114 115 110 95 114 37 101, 110 28, 49 35 37, 110 28, 49 102, 110 193, 194 117 230 278
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3H TMR3H TMR3IE TMR3IF TMR3IF TMR3L TMR3ON	104 107 37 107 37 101 102 102 102 102 102 102 102
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From Example, Reading From Example, Writing To External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF. TMR3CS TMR3H TMR3IE. TMR3IE. TMR3IF. TMR3IF. TMR3L. TMR3ON TO	104 107 37 107 37 101 102 102 102 102 102 102 102
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR3 Example, Reading From Example, Writing To Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3H TMR3H TMR3IE TMR3IF TMR3IF TMR3L TMR3ON	104 107 37 107 37 107 37 107 37 101 102 114 114 114 114 114 115 100 95 114 37 101, 110 28, 49 102, 110 193, 194 102, 110 193, 194 102, 105 35 37 37 37 37 37 37 37 37 37 37
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR3 Example, Reading From Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS TMR3H TMR3IE TMR3IE TMR3IF TMR3IF TMR3DN	104 107 37 107 37 107 37 107 37 107 37 102 102 114 114 114 114 115 100 95 114 37 101, 110 28, 49 102, 110 193, 194 102, 110 193, 194 102, 105 37 37 36
Using with PWM TMR2 Overflow Interrupt TMR2CS TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS TMR3H TMR3IE TMR3IE TMR3IF TMR3IF TMR3IF TMR3IF TMR3ON TO	104 107 37 107 37 107 37 107 37 101 102 114 114 114 114 115 100 95 114 101, 110 28, 49 102, 110 193, 194 102, 110 193, 194 102, 110 193, 194 102, 110 102, 110 103, 194 102, 105 35 37 36 38
Using with PWM	104 107 37 107 37 107 37 107 37 107 37 102 102 114 114 114 114 115 100 95 114 37 101, 110 28, 49 102, 110 193, 194 102, 110 193, 194 102, 110 193, 194 102 35 37 36 38 131, 132