



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 33MHz |
| Connectivity | I²C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 50 |
| Program Memory Size | 16KB (8K x 16) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 454 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | A/D 12x10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 68-LCC (J-Lead) |
| Supplier Device Package | 68-PLCC (24.23x24.23) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic17c752-33i-l |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong






TABLE 10-11: PORTF FUNCTIONS

| Name | Bit | Buffer Type | Function |
|----------|------|-------------|----------------------------------|
| RFO/AN4 | bitO | ST | Input/output or analog input 4. |
| RF1/AN5 | bit1 | ST | Input/output or analog input 5. |
| RF2/AN6 | bit2 | ST | Input/output or analog input 6. |
| RF3/AN7 | bit3 | ST | Input/output or analog input 7. |
| RF4/AN8 | bit4 | ST | Input/output or analog input 8. |
| RF5/AN9 | bit5 | ST | Input/output or analog input 9. |
| RF6/AN10 | bit6 | ST | Input/output or analog input 10. |
| RF7/AN11 | bit7 | ST | Input/output or analog input 11. |

Legend: ST = Schmitt Trigger input

TABLE 10-12: REGISTERS/BITS ASSOCIATED WITH PORTF

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit ´ | Bit | Value on D POR, BOR | MCLR, WDT |
|-------------|--------|--------------|--------------|-------------|-------------|-------------|-------------|-------------|-------------|---------------------------|--------------|
| 10h, Bank 5 | DDRF | Data Di | rection R | egister fo | or PORTF | | | | | 1111 1111 | 1111 1111 |
| 11h, Bank 5 | PORTF | RF7/ AN11 | RF6/ AN10 | RF5/ AN9 | RF4/ AN8 | RF3/ AN7 | RF2/ AN6 | RF1/ AN5 | RFO/ AN4 | 0000 0000 | 0000 0000 |
| 15h, Bank 5 | ADCON1 | ADCS1 | ADCSO | ADFM | | PCFG3 | PCFG2 | PCFG1 | PCFGO | 000- 0000 | 000- 0000 |

Legend: $x = unknownu = unchanged_{-} = unimplemented, read as 'O'. Shaded cells are not used by PORTF.$

TABLE 10-7: PORTD FUNCTIONS

| Name | Bit | Buffer Type | Function |
|----------|------|-------------|--|
| RD0/AD8 | bit0 | TTL | Input/output or system bus address/data pin. |
| RD1/AD9 | bit1 | TTL | Input/output or system bus address/data pin. |
| RD2/AD10 | bit2 | TTL | Input/output or system bus address/data pin. |
| RD3/AD11 | bit3 | TTL | Input/output or system bus address/data pin. |
| RD4/AD12 | bit4 | TTL | Input/output or system bus address/data pin. |
| RD5/AD13 | bit5 | TTL | Input/output or system bus address/data pin. |
| RD6/AD14 | bit6 | TTL | Input/output or system bus address/data pin. |
| RD7/AD15 | bit7 | TTL | Input/output or system bus address/data pin. |

Legend: TTL = TTL input

TABLE 10-8: REGISTERS/BITS ASSOCIATED WITH PORTD

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | MCLR, WDT |
|-------------|-------|-----------------------------------|--------------|--------------|--------------|--------------|--------------|-------------|-------------|-------------------------|--------------|
| 13h, Bank 1 | PORTD | RD7/ AD15 | RD6/ AD14 | RD5/ AD13 | RD4/ AD12 | RD3/ AD11 | RD2/ AD10 | RD1/ AD9 | RD0/ AD8 | xxxx xxxx ı | uuu uuuu |
| 12h, Bank 1 | DDRD | Data Direction Register for PORTD | | | | | | | 1111 1111 | 1111 1111 | |

Legend: x = unknown, u = unchanged

TABLE 10-17: PORTJ FUNCTIONS


| Name | Bit | Buffer Type | Function |
|------|------|-------------|--------------|
| RJ0 | bit0 | ST | Input/output |
| RJ1 | bit1 | ST | Input/output |
| RJ2 | bit2 | ST | Input/output |
| RJ3 | bit3 | ST | Input/output |
| RJ4 | bit4 | ST | Input/output |
| RJ5 | bit5 | ST | Input/output |
| RJ6 | bit6 | ST | Input/output |
| RJ7 | bit7 | ST | Input/output |

Legend: ST = Schmitt Trigger input

TABLE 10-18: REGISTERS/BITS ASSOCIATED WITH PORTJ

| Address N | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on, POR, BOR | MCLR, WDT |
|---------------|-------|--------|----------|----------|-------|-----------|-----------|-------|-------|--------------------------|--------------|
| 12h, Bank 8 D | DRJ | Data D | irection | Register | | 1111 1111 | 1111 1111 | | | | |
| 13h, Bank 8 P | PORTJ | RJ7 | RJ6 | RJ5 | RJ4 | RJ3 | RJ2 | RJ1 | RJ0 | XXXX XXXX | uuuu uuuu |

Legend: x = unknown, u = unchanged



| INFS | SNZ | Incremen | Increment f, skip if not 0 | | | | | | | | |
|-------------|---|---|--|---|---|--|--|--|--|--|--|
| Synt | ax: | [<i>label</i>] IN | NFSNZ 1 | f,d | | | | | | | |
| Ope | rands: | $0 \le f \le 255$ d $\in [0,1]$ | $\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$ | | | | | | | | |
| Ope | ration: | | (f) + 1 \rightarrow (dest), skip if not 0 | | | | | | | | |
| Statu | us Affected: | None | | | | | | | | | |
| Enco | oding: | 0010 | 010d | ffff | ffff | | | | | | |
| Des | cription: | The conten mented. If ' WREG. If 'c back in regi If the result which is alr and a NOP it a two-cyc | d' is 0, the l' is 1, the ister 'f'. is not 0, th eady fetch is execute | result is result is ne next in red is dis d instead | placed in placed struction, carded | | | | | | |
| Wor | ds: | 1 | 1 | | | | | | | | |
| Cycl | es: | 1(2) | 1(2) | | | | | | | | |
| QC | ycle Activity: | | | | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | | | | |
| | Decode | Read register 'f' | Proces Data | - | Vrite to stination | | | | | | |
| lf sk | ip: | | | | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | | | | |
| | No operation | No operation | No operatio | on op | No peration | | | | | | |
| <u>Exar</u> | <u>mple</u> : | HERE IN ZERO NZERO | FSNZ RE | G, 1 | | | | | | | |
| | Before Instru REG | iction = REG | | | | | | | | | |
| | After Instruct REG If REG PC If REG PC | = REG + = 1; = Address = 0; | 1 s (ZERO) s (NZERO) | | | | | | | | |

| IORI | _W | Inclusive | OR Lite | eral w | /ith | WREG |
|--------------|-----------------------|--|---------------|------------------|------|------------------|
| Synt | ax: | [label] | IORLW | k | | |
| Ope | rands: | $0 \le k \le 25$ | 55 | | | |
| Ope | ration: | (WREG) | OR. (k) | \rightarrow (N | /RE | G) |
| Statu | us Affected: | Z | | | | |
| Enco | oding: | 1011 | 0011 | kkk | k | kkkk |
| Description: | | The conter the eight-b placed in V | it literal 'k | | | |
| Word | ds: | 1 | | | | |
| Cycl | es: | 1 | | | | |
| QC | cle Activity: | | | | | |
| | Q1 | Q2 | Q | 3 | | Q4 |
| | Decode | Read literal 'k' | | | | Vrite to NREG |
| | | | • | | | |
| <u>Exar</u> | nple: | IORLW | 0x35 | | | |
| | Before Instru WREG | iction = 0x9A | | | | |

After Instruction

WREG = 0xBF

| RRNCF | Rotate Right f (no carry) |
|------------------------------|--|
| Syntax: | [<i>label</i>] RRNCF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$ |
| Operation: | $f < n > \rightarrow d < n-1 >;$ $f < 0 > \rightarrow d < 7 >$ |
| Status Affected: | None |
| Encoding: | 0010 000d ffff ffff |
| Description: | The contents of register 'f' are rotated one bit to the right. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f'. |
| Words: | 1 |
| Cycles: | 1 |
| Q Cycle Activity: | I |
| Q Oycle Activity. | Q2 Q3 Q4 |
| Decode | Read Process Write to |
| 200040 | register 'f' Data destination |
| | · · · · · · |
| Example 1: | RRNCF REG, 1 |
| Before Instru WREG REG | uction = ? = 1101 0111 |
| After Instruc | tion |
| WREG | = 0 |
| REG | = 1110 1011 |
| Example 2: | RRNCF REG, O |
| Before Instru WREG REG | uction = ? = 1101 0111 |
| After Instruc WREG REG | tion = 1110 1011 = 1101 0111 |

| OFT | F | Catt | | | | | | | |
|-------------|----------------|---|--|----------------|--|--|--|--|--|
| SET | | Set f | | | | | | | |
| Synt | ax: | [label] | SETF | f,s | | | | | |
| Ope | rands: | $0 \le f \le 25s$ s $\in [0,1]$ | 5 | | | | | | |
| Ope | ration: | $\begin{array}{l} FFh \to f;\\ FFh \to d \end{array}$ | | | | | | | |
| Statu | us Affected: | None | | | | | | | |
| Enco | oding: | 0010 | 101s | ffff | ffff | | | | |
| Des | cription: | 'f' and WRE | If 's' is 0, both the data memory location 'f' and WREG are set to FFh. If 's' is 1, only the data memory location 'f' is set to FFh. | | | | | | |
| Wor | ds: | 1 | | | | | | | |
| Cycl | es: | 1 | | | | | | | |
| QC | ycle Activity: | | | | | | | | |
| | Q1 | Q2 | Q3 | 3 | Q4 | | | | |
| | Decode | Read register 'f' | Proce Dat | a re a s | Write egister 'f' nd other pecified register | | | | |
| <u>Exar</u> | mple1: | SETF RE | | ł | | | | | |

| Before Instru | uctio | n | | |
|---------------|-------|-----|--------|--|
| REG | = | 0x0 | DA | |
| WREG | = | 0x0 |)5 | |
| After Instruc | tion | | | |
| REG | = | 0xF | F | |
| WREG | = | 0xF | F | |
| Example2: | SE | TF | REG, 1 | |
| Before Instru | uctio | n | | |
| REG | = | 0x0 | DA | |
| WREG | = | 0x0 |)5 | |
| After Instruc | tion | | | |
| REG | _ | ٥v | | |

 $\begin{array}{rcl} \mathsf{REG} &=& \mathsf{0xFF} \\ \mathsf{WREG} &=& \mathsf{0x05} \end{array}$