



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c752t-33-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.2 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1 and the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 4-8.

4.3 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO), then two cycles are required to complete the instruction (Example 4-1).

A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



EXAMPLE 4-1: INSTRUCTION PIPELINE FLOW

	TCY0	TCY1	TCY2	TCY3	TCY4	TCY5
1. MOVLW 55h	Fetch 1	Execute 1				
2. MOVWF PORTB		Fetch 2	Execute 2		_	
3. CALL SUB_1			Fetch 3	Execute 3		
4. BSF PORTA, BIT3 (F	Forced NOP)			Fetch 4	Flush	
5. Instruction @ addres	s SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetched instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

PIC17C7XX

NOTES:

6.1 Interrupt Status Register (INTSTA)

The Interrupt Status/Control register (INTSTA) contains the flag and enable bits for non-peripheral interrupts.

The PEIF bit is a read only, bit wise OR of all the peripheral flag bits in the PIR registers (Figure 6-4 and Figure 6-5).

Note:	All interrupt flag bits get set by their speci-
	fied condition, even if the corresponding
	interrupt enable bit is clear (interrupt dis-
	abled), or the GLINTD bit is set (all inter-
	rupts disabled).

Care should be taken when clearing any of the INTSTA register enable bits when interrupts are enabled (GLINTD is clear). If any of the INTSTA flag bits (T0IF, INTF, T0CKIF, or PEIF) are set in the same instruction cycle as the corresponding interrupt enable bit is cleared, the device will vector to the RESET address (0x00).

Prior to disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

REGISTER 6-1: INTSTA REGISTER (ADDRESS: 07h, UNBANKED)

	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE
	bit 7							bit 0
bit 7	This bit is t The interro pending. 1 = A perip		peripheral in es program pt is pending	execution to		vith their corres 20h) when a p		
bit 6	This bit is o 1 = The so	External Interr cleared by har oftware specif oftware specif	dware, when fied edge oc	the interrupt	logic forces e RA1/T0CK	•	tion to addro	ess (18h).
bit 5	This bit is o 1 = TMR0	0 Overflow In leared by har overflowed did not overf	dware, when		logic forces	program execu	tion to addro	ess (10h).
bit 4	This bit is o 1 = The so	oftware specif	dware, when	the interrupt curred on the	e RA0/INT pi		tion to addre	ess (08h).
bit 3	 0 = The software specified edge did not occur on the RA0/INT pin PEIE: Peripheral Interrupt Enable bit This bit acts as a global enable bit for the peripheral interrupts that have their corresponding enable bits set. 1 = Enable peripheral interrupts 0 = Disable peripheral interrupts 							
bit 2	TOCKIE : External Interrupt on TOCKI Pin Enable bit 1 = Enable software specified edge interrupt on the RA1/T0CKI pin 0 = Disable interrupt on the RA1/T0CKI pin							
bit 1	TOIE : TMR0 Overflow Interrupt Enable bit 1 = Enable TMR0 overflow interrupt 0 = Disable TMR0 overflow interrupt							
bit 0	1 = Enable	ernal Interrup e software sp e software sp	ecified edge	interrupt on	the RA0/INT			
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented bit	, read as '0	,

'1' = Bit is set

- n = Value at POR Reset

x = Bit is unknown

'0' = Bit is cleared

REGISTER 6-3: PIE2 REGISTER (ADDRESS: 11h, BANK 4)

	R/W-0	R/W-0								
			R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE		
bi	it 7							bit 0		
1	SSPIE : Synchronous Serial Port Interrupt Enable bit 1 = Enable SSP interrupt 0 = Disable SSP interrupt									
			iterrupt Enab	le hit						
1	= Enable	bus collision bus collision	n interrupt							
1	= Enable	Module Inter A/D module A/D module		bit						
bit 4 U	nimplem	ented: Read	l as '0'							
1	= Enable	pture4 Interr Capture4 in Capture4 ir		vit						
1	= Enable	pture3 Interr Capture3 in Capture3 ir		vit						
1	TX2IE : USART2 Transmit Interrupt Enable bit 1 = Enable USART2 Transmit buffer empty interrupt 0 = Disable USART2 Transmit buffer empty interrupt									
1	= Enable	USART2 Re		Enable bit full interrupt r full interrupt						
Le	egend:]		
R	= Readat	ole bit	W = W	ritable bit	U = Unin	nplemented bit,	read as '0'			

R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'				
	- n = Value at POR Reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

7.4.2 INDIRECT ADDRESSING OPERATION

The indirect addressing capability has been enhanced over that of the PIC16CXX family. There are two control bits associated with each FSR register. These two bits configure the FSR register to:

- Auto-decrement the value (address) in the FSR after an indirect access
- Auto-increment the value (address) in the FSR after an indirect access
- No change to the value (address) in the FSR after an indirect access

These control bits are located in the ALUSTA register. The FSR1 register is controlled by the FS3:FS2 bits and FSR0 is controlled by the FS1:FS0 bits.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the ALUSTA register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

If the FSR register contains a value of 0h, an indirect read will read 0h (Zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).

Indirect addressing allows single cycle data transfers within the entire data space. This is possible with the use of the MOVPF and MOVFP instructions, where either 'p' or 'f' is specified as INDF0 (or INDF1).

If the source or destination of the indirect address is in banked memory, the location accessed will be determined by the value in the BSR.

A simple program to clear RAM from 20h - FFh is shown in Example 7-1.

EXAMPLE 7-1: INDIRECT ADDRESSING

	MOVLW	0x20	;	
	MOVWF	FSR0	;	FSR0 = 20h
	BCF	ALUSTA, FS1	;	Increment FSR
	BSF	ALUSTA, FSO	;	after access
	BCF	ALUSTA, C	;	C = 0
	MOVLW	END_RAM + 1	;	
LP	CLRF	INDF0, F	;	Addr(FSR) = 0
	CPFSEQ	FSR0	;	$FSR0 = END_RAM+1?$
	GOTO	LP	;	NO, clear next
	:		;	YES, All RAM is
	:		;	cleared

7.5 Table Pointer (TBLPTRL and TBLPTRH)

File registers TBLPTRL and TBLPTRH form a 16-bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD.

The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16-bit address of the data word within the program memory. For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 8.0.

7.6 Table Latch (TBLATH, TBLATL)

The table latch (TBLAT) is a 16-bit register, with TBLATH and TBLATL referring to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see TABLRD, TABLWT, TLRD and TLWT instruction descriptions). For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 8.0.

10.0 I/O PORTS

PIC17C75X devices have seven I/O ports, PORTA through PORTG. PIC17C76X devices have nine I/O ports, PORTA through PORTJ. PORTB through PORTJ have a corresponding Data Direction Register (DDR), which is used to configure the port pins as inputs or outputs. Some of these ports pins are multiplexed with alternate functions.

PORTC, PORTD, and PORTE are multiplexed with the system bus. These pins are configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, these pins are general purpose I/O.

PORTA, PORTB, PORTE<3>, PORTF, PORTG and the upper four bits of PORTH are multiplexed with the peripheral features of the device. These peripheral features are:

- Timer Modules
- Capture Modules
- PWM Modules
- USART/SCI Modules
- SSP Module
- A/D Module
- External Interrupt pin

When some of these peripheral modules are turned on, the port pin will automatically configure to the alternate function. The modules that do this are:

- PWM Module
- SSP Module
- USART/SCI Module

When a pin is automatically configured as an output by a peripheral module, the pins data direction (DDR) bit is unknown. After disabling the peripheral module, the user should re-initialize the DDR bit to the desired configuration.

The other peripheral modules (which require an input) must have their data direction bits configured appropriately.

Note:	A pin that is a peripheral input, can be con-
	figured as an output (DDRx <y> is cleared).</y>
	The peripheral events will be determined
	by the action output on the port pin.

When the device enters the "RESET state", the Data Direction registers (DDR) are forced set, which will make the I/O hi-impedance inputs. The RESET state of some peripheral modules may force the I/O to other operations, such as analog inputs or the system bus.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	x00-000x	0000 -00u
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	_	_	TRMT	TX9D	00001x	00001u
16h, Bank 0	TXREG1	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
17h, Bank 0	SPBRG1	Baud Rate	Generato	r Register						0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	_	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	_	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 - 00x	0000 -00u
16h, Bank 4	TXREG2	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	_	_	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2	Baud Rate	Generato	r Register						0000 0000	0000 0000

TABLE 14-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, u = unchanged, - = unimplemented, read as a '0'. Shaded cells are not used for synchronous slave transmission.

TABLE 14-11:	REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION
--------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank0	RCSTA1	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	x00-000x	0000 -00u
14h, Bank0	RCREG1	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	_	_	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG1	Baud Rate	Generato	r Register						0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 - 00x	0000 -00u
14h, Bank 4	RCREG2	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	_	—	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as a '0'. Shaded cells are not used for synchronous slave reception.



15.2.12 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note:	The SSP Module must be in an IDLE
	STATE before the RCEN bit is set, or the
	RCEN bit will be disregarded.

The baud rate generator begins counting and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag is set, the SSPIF is set and the baud rate generator is suspended from counting, holding SCL low. The SSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag is automatically cleared. The user can then send an acknowledge bit at the end of reception, by setting the acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

15.2.12.1 BF Status Flag

In receive operation, BF is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when SSPBUF is read.

15.2.12.2 SSPOV Status Flag

In receive operation, SSPOV is set when 8 bits are received into the SSPSR, and the BF flag is already set from a previous reception.

15.2.12.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

15.2.18 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the l^2C port to its IDLE state (Figure 15-34).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the l^2C bus is free, the user can resume communication by asserting a START condition.

If a START, Repeated Start, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine, and if the I²C bus is free, the user can resume communication by asserting a START condition.

The master will continue to monitor the SDA and SCL pins and if a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of START and STOP conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSP-STAT register, or the bus is idle and the S and P bits are cleared.







17.4 Power-down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction. This clears the Watchdog Timer and postscaler (if enabled). The PD bit is cleared and the TO bit is set (in the CPUSTA register). In SLEEP mode, the oscillator driver is turned off. The I/O ports maintain their status (driving high, low, or hi-impedance input).

The MCLR/VPP pin must be at a logic high level (VIHMC). A WDT time-out RESET does not drive the MCLR/VPP pin low.

17.4.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- Power-on Reset
- · Brown-out Reset
- External RESET input on MCLR/VPP pin
- WDT Reset (if WDT was enabled)
- Interrupt from RA0/INT pin, RB port change, T0CKI interrupt, or some peripheral interrupts

The following peripheral interrupts can wake the device from SLEEP:

- Capture interrupts
- · USART synchronous slave transmit interrupts
- · USART synchronous slave receive interrupts
- A/D conversion complete
- · SPI slave transmit/receive complete
- I²C slave receive

Other peripherals cannot generate interrupts since during SLEEP, no on-chip Q clocks are present.

Any RESET event will cause a device RESET. Any interrupt event is considered a continuation of program execution. The TO and PD bits in the CPUSTA register can be used to determine the cause of a device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared if WDT time-out occurred (and caused a RESET).

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GLINTD bit. If the GLINTD bit is set (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GLINTD bit is clear (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt vector address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note:	If the global interrupt is disabled (GLINTD
	is set), but any interrupt source has both its
	interrupt enable bit and the corresponding
	interrupt flag bit set, the device will imme-
	diately wake-up from SLEEP. The \overline{TO} bit is
	set and the \overline{PD} bit is cleared.

The WDT is cleared when the device wakes from SLEEP, regardless of the source of wake-up.

17.4.1.1 Wake-up Delay

When the oscillator type is configured in XT or LF mode, the Oscillator Start-up Timer (OST) is activated on wake-up. The OST will keep the device in RESET for 1024Tosc. This needs to be taken into account when considering the interrupt response time when coming out of SLEEP.

0004h

Inst (PC+2)

Inst (PC+1)

Q4

0005h

Dummy Cycle

Q1 | Q2 | Q3 | Q4 | Q1 Q2 Q3 OSC1 MMM Tost(2) CLKOUT⁽⁴⁾ '0' or '1 INT (RA0/INT pin) Interrupt Latency(2) **INTF Flag** GLINTD bit Processor in SLEEP INSTRUCTION FLOW

FIGURE 17-2: WAKE-UP FROM SLEEP THROUGH INTERRUPT

Note 1: XT or LF oscillator mode assumed.

Inst (PC) = SLEEP

Inst (PC-1)

2: TOST = 1024TOSC (drawing not to scale). This delay will not be there for RC osc mode.

PC+1

Inst (PC+1)

SLEEP

3: When GLINTD = 0, processor jumps to interrupt routine after wake-up. If GLINTD = 1, execution will continue in line. 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

PC+2

PC

Instruction

Fetched Instruction

Executed





TABLE 20-9: SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteristic		Min	Тур†	Мах	Units	Conditions
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	—	—	ns	
71A		(Slave mode)	Single Byte	40	—	—	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25 Tcy + 30	—	—	ns	
72A		(Slave mode)	Single Byte	40		—	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	—	—	ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	—	—	ns	(Note 1)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	—	—	ns	
75	TdoR	SDO data output rise time		_	10	25	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
78	TscR	SCK output rise time (Master mode)		_	10	25	ns	
79	TscF	SCK output fall time (Master mode)		_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge			—	50	ns	
81	TdoV2scH, TdoV2scL	SDO data output setup to SCK	edge	Тсу	—	—	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.



TABLE 20-11:	SPI MODE REQUIREMENTS (SLAVE MODE, CKE = 1)
--------------	---

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input		Тсу	—	—	ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30		—	ns	
71A		(Slave mode)	Single Byte	40		—	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + 30		—	ns	
72A		(Slave mode)	Single Byte	40		_	ns	(Note 1)
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	—	_	ns	(Note 1)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	—	_	ns	
75	TdoR	SDO data output rise time		_	10	25	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedan	ce	10		50	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge			—	50	ns	
82	TssL2doV	SDO data output valid after $\overline{SS}\downarrow$ edge		_	_	50	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	—	—	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

PIC17C7XX

FIGURE 20-21: USART ASYNCHRONOUS MODE START BIT DETECT



TABLE 20-16: USART ASYNCHRONOUS MODE START BIT DETECT REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур	Max	Unit s	Conditions
120A	TdtL2ckH	Time to ensure that the RX pin is sar	mpled low		_	TCY	ns	
121A	TdtRF	Data rise time and fall time	Receive	_	—	(Note 1)	ns	
			Transmit	_	_	40	ns	
123A	TckH2bckL	Time from RX pin sampled low to firs of x16 clock	t rising edge	_	_	Тсү	ns	

Note 1: Schmitt trigger will determine logic level.

FIGURE 20-22: USART ASYNCHRONOUS RECEIVE SAMPLING WAVEFORM



TABLE 20-17: USART ASYNCHRONOUS RECEIVE SAMPLING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур	Max	Unit s	Conditions
125A	TdtL2ckH	Setup time of RX pin to first data sampled	TCY	—		ns	
126A	TdtL2ckH	Hold time of RX pin from last data sam- pled	Тсү			ns	



FIGURE 21-19: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 3V, -40°C TO +125°C)





CALL	
CLRF	
CLRWDT	
COMF	
CPFSEQ	
CPFSGT	
CPFSLT	
DAW	
DECF	
DECFSNZ	
DECFSZ GOTO	
INCF	
INCESNZ	
INCFSZ	
IORLW	
IORWF	
LCALL	
MOVFP	
MOVLB	
MOVLR	
MOVLW	
MOVPF	
MOVWF	218
MULLW	219
MULWF	219
NEGW	
NOP	
RETFIE	
RETLW	
RETURN	
RLCF	
RLNCF	
RRCF RRNCF	
SETF	
SLEEP	
SUBI W	225
SUBLW SUBWF	
SUBLW SUBWF SUBWFB	
SUBWF	
SUBWF SUBWFB	226 226 227
SUBWF SUBWFB SWAPF	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD	
SUBWF SUBWFB SWAPF TABLRD TABLWT	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLRD TLWT TSTFSZ	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLRD TLWT TSTFSZ XORLW	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLRD TLWT TSTFSZ XORLW XORWF	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLWT TSTFSZ XORLW XORWF Instruction Set Summary	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLRT TSTFSZ XORLW XORWF Instruction Set Summary Instructions	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLWT TSTFSZ XORLW XORWF Instruction Set Summary Instructions TABLRD	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLWT TSTFSZ XORLW XORWF Instruction Set Summary Instructions TABLRD TLRD	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLRD TSTFSZ XORLW XORWF Instruction Set Summary Instructions TABLRD TLRD INSTRUCTIONS TABLRD TLRD	
SUBWFSUBWFBSUBWFBSWAPFTABLRDTABLWTTLRDTLRDTLRTSTFSZSORLWSORWFS	226 227 227, 228 228, 229 228 229 230 230 231 231 231 197
SUBWFSUBWFBSUBWFBSUBWFBSWAPFSWAPFSWAPFSWAPFSWAPTSTABLWTSTFSZSSTFSZSSTFSZSSTFSZSSTRUCTION Set SummarySSTRUCTIONS TABLRDSTRUCTIONS TABLRDSTRUCTUPUS NOT PUBLING NO	226 227 227, 228 228, 229 229 230 230 231 231 197
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLWT TSTFSZ XORLW XORWF Instruction Set Summary Instructions TABLRD TLRD INT Pin INTE INTEDG Inter-Integrated Circuit (I ² C)	226 227 227, 228 228, 229 228 230 230 231 231 231 197
SUBWFSUBWFBSUBWFBSWAPFSWAPFSWAPFSWAPFSWAPFSWAPTSTABLWTSTFSZSSTFSZSSTFSZSSTFSZSSTFSZSSTRUCTION Set SummarySSTFSZSSTRUCTIONSSTABLRDSTRUCTIONSSTABLRDSTLRDSTTEDGSSTABLRDSSTEDGSSTABLARD	226 227 227, 228 228, 229 229 230 230 231 231 197
SUBWFSUBWFBSUBWFBSUBWFBSWAPFSWAPFTABLRDTABLWTTLRDTLRDTLWTTSTFSZSORLWSORWFS	226 227 227, 228 228, 229 230 230 231 231 231 197
SUBWFSUBWFBSUBWFBSWAPFSWAPFSWAPFSWAPFSWAPFSWAPTSTABLWTSTFSZSSTFSZSSTFSZSSTFSZSSTFSZSSTRUCTION Set SummarySSTFSZSSTRUCTIONSSTABLRDSTRUCTIONSSTABLRDSTLRDSTTEDGSSTABLRDSSTEDGSSTABLARD	226 227 227, 228 228, 229 230 230 231 231 231 197
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLWT TSTFSZ XORUW XORWF Instruction Set Summary Instructions TABLRD TLRD INT Pin INTE INTEDG Inter-Integrated Circuit (I ² C) Interrupt on Change Feature Interrupt Status Register (INTSTA)	226 227 227, 228 228, 229 230 230 231 231 231 197
SUBWFSUBWFBSUBWFBSUBWFBSWAPFTABLRDTABLWTTLRDTLRDTLRTSTFSZSORLWSORWFSO	226 227 227, 228 228, 229 230 230 231 231 231 197
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLWT TSTFSZ XORUW XORWF Instruction Set Summary Instructions TABLRD TLRD INT Pin INTE INTEDG Inter-Integrated Circuit (I ² C) Interrupt on Change Feature Interrupt Status Register (INTSTA) Interrupts A/D Interrupt	226 227 227, 228 228, 229 230 230 230 231 231 231 197
SUBWFSUBWFBSUBWFBSUBWFBSWAPFTABLRDTABLRDTABLWTTIRDTLRDTLWTTSTFSZSORLWSORWFSORW	226 227 227, 228 228, 229 230 230 230 231 231 231 197
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLRD TLWT TSTFSZ XORLW XORWF Instruction Set Summary Instructions TABLRD TABLRD TLRD INT Pin INT Pin INTE INTEDG Inter-Integrated Circuit (I ² C) Internal Sampling Switch (Rss) Impedence Interrupt Status Register (INTSTA) Interrupts A/D Interrupt Bus Collision Interrupt Capture1 Interrupt	226 227 227, 228 228, 229 230 230 230 231 231 231 197

Capture4 Interrupt 38
Context Saving 39
Flag bits
TMR1IE
TMR1IF
TMR2IE
TMR2IF
TMR3IE
TMR3IF
Global Interrupt Disable 39
Interrupts
Logic
Operation
Peripheral Interrupt Enable
Peripheral Interrupt Request
PIE2 Register
PIR1 Register
PIR2 Register
PORTB Interrupt on Change
PWM108
RA0/INT
Status Register
Synchronous Serial Port Interrupt
TOCKI Interrupt
Timing
5
TMR1 Overflow Interrupt
TMR2 Overflow Interrupt 37
TMR3 Overflow Interrupt 37
USART1 Receive Interrupt 37
USART1 Transmit Interrupt
USART2 Receive Interrupt
Vectors
Peripheral Interrupt
Brogrom Momony Logotions 42
Program Memory Locations
RA0/INT Interrupt 39
RA0/INT Interrupt
RA0/INT Interrupt39T0CKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORLW214
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L LCALL 54, 215 M M 54, 215
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K LCALL 54, 215 Maps Register File Map. 47
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K ICALL 54, 215 M Maps Register File Map 47 Memory 47
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K LCALL 54, 215 M Maps Register File Map 47 Memory External Interface External Interface 45
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps Register File Map 47 Memory External Interface External Memory Waveforms 45
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K LCALL 54, 215 M Maps Register File Map 47 Memory External Interface External Interface 45
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps Register File Map 47 Memory External Interface External Memory Waveforms 45
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps Register File Map 47 Memory External Interface External Memory Waveforms 45 Memory Map (Different Modes) 44
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps Register File Map 47 Memory External Interface 45 External Memory Waveforms 45 Memory Map (Different Modes) 44 Mode Memory Access 44 Organization 43
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps Register File Map. 47 Memory External Interface External Memory Waveforms 45 Memory Map (Different Modes) 44 Mode Memory Access 44 Organization 43 Program Memory 43
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU vs. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L LCALL 54, 215 M Maps 8 Register File Map 47 Memory External Interface 45 External Memory Waveforms 45 Memory Map (Different Modes) 44 Mode Memory Access 44 Organization 43 Program Memory Map 43
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU vs. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps Register File Map. 47 Memory External Interface External Memory Waveforms 45 Memory Map (Different Modes) 44 Mode Memory Access 44 Organization 43 Program Memory Map 43 Microcontroller 43
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORLW214IORWF215IRBPU vs. VDD274KKeeLoq Evaluation and Programming Tools236LLCALL54, 215MMapsRegister File Map47MemoryExternal Interface45External Memory Waveforms44Mode Memory Access44Organization43Program Memory43Program Memory Map43Microcontroller43
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORLW214IORWF215IRBPU vs. VDD274KKeeLoq Evaluation and Programming Tools236LLCALL54, 215MMapsRegister File Map47MemoryExternal Interface45External Memory Waveforms45Memory Map (Different Modes)44Mode Memory Access44Organization43Program Memory Map43Microcontroller43Minimizing Current Consumption195
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORUW214IORWF215IRBPU VS. VDD274KKKKMapsRegister File MapRegister File Map47MemoryExternal InterfaceExternal Interface45External Memory Waveforms44Mode Memory Access44Organization43Program Memory43Program Memory Map43Microcontroller43Microprocessor43Minimizing Current Consumption195MOVFP46, 216
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORUW214IORWF215IRBPU VS. VDD274KKKKMapsRegister File MapRegister File Map47MemoryExternal InterfaceExternal Memory Waveforms45External Memory Map (Different Modes)44Mode Memory Access44Organization43Program Memory Map43Microprocessor43Microprocessor43Minimizing Current Consumption195MOVFP46, 216Moving Data Between Data and Program Memories46
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORUW214IORWF215IRBPU VS. VDD274KKKKMapsRegister File MapRegister File Map47MemoryExternal InterfaceExternal Interface45External Memory Waveforms44Mode Memory Access44Organization43Program Memory43Program Memory Map43Microcontroller43Microprocessor43Minimizing Current Consumption195MOVFP46, 216
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORUW214IORWF215IRBPU VS. VDD274KKKKMapsRegister File MapRegister File Map47MemoryExternal InterfaceExternal Memory Waveforms45External Memory Map (Different Modes)44Mode Memory Access44Organization43Program Memory Map43Microprocessor43Microprocessor43Minimizing Current Consumption195MOVFP46, 216Moving Data Between Data and Program Memories46
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORLW214IORWF215IRBPU VS. VDD274KKKK216LLLCALL54, 215MMapsRegister File MapRegister File Map47MemoryExternal InterfaceExternal Memory Waveforms45Memory Map (Different Modes)44Mode Memory Access44Organization43Program Memory Map43Microcontroller43Microprocessor43Minimizing Current Consumption195MOVFP46, 216MOVLB46, 216

Timer0	97
Timer1	
16-bit Mode 10)5
Clock Source Select10)1
On bit)3
Section)4
Timer2	
16-bit Mode)5
Clock Source Select10	
On bit	
Section	
Timer3	
Clock Source Select	11
On bit	
Section	
Timers	U
	5
TCON3	13
Timing Diagrams	
A/D Conversion	
Acknowledge Sequence Timing16	
Asynchronous Master Transmission 12	
Asynchronous Reception12	
Back to Back Asynchronous Master Transmission 12	
Baud Rate Generator with Clock Arbitration 15	53
BRG Reset Due to SDA Collision17	'2
Bus Collision	
START Condition Timing17	′1
Bus Collision During a RESTART Condition	
(Case 1)	' 3
Bus Collision During a RESTART Condition	-
(Case 2)	73
Bus Collision During a START Condition	0
(SCL = 0)	70
Bus Collision During a	2
STOP Condition17	7 /
Bus Collision for Transmit and Acknowledge	
External Parallel Resonant Crystal Oscillator Circuit 1	
External Program Memory Access4	
I ² C Bus Data	
I ² C Bus START/STOP bits	
I ² C Master Mode First START bit Timing	
I ² C Master Mode Reception Timing16	
I ² C Master Mode Transmission Timing16	
Interrupt (INT, TMR0 Pins)4	
Master Mode Transmit Clock Arbitration	60
Oscillator Start-up Time2	24
PIC17C752/756 Capture Timing25	53
PIC17C752/756 CLKOUT and I/O25	
PIC17C752/756 External Clock24	9
PIC17C752/756 Memory Interface Read26	6
PIC17C752/756 Memory Interface Write	55
PIC17C752/756 PWM Timing	
PIC17C752/756 Reset, Watchdog Timer, Oscillator	-
Start-up Timer and Power-up Timer	51
PIC17C752/756 Timer0 Clock	
PIC17C752/756 Timer1, Timer2 and Timer3 Clock25	
PIC17C752/756 USART Module Synchronous	~_
Receive	
	:1
	51
PIC17C752/756 USART Module	
PIC17C752/756 USART Module Synchronous Transmission26	60
PIC17C752/756 USART Module Synchronous Transmission26 Repeat START Condition	60 56
PIC17C752/756 USART Module Synchronous Transmission	50 56
PIC17C752/756 USART Module Synchronous Transmission	60 56 10 57
PIC17C752/756 USART Module Synchronous Transmission	50 56 10 57 29
PIC17C752/756 USART Module Synchronous Transmission	50 56 40 57 29 28

	98, 99
TMR0 Read/Write in Timer Mode	
TMR1, TMR2, and TMR3 in Timer Mode	
Wake-Up from SLEEP	
TLRD	
TLWT	230
TMR0	
16-bit Read	99
16-bit Write	
Module	
Operation	
Overview	
Prescaler Assignments	
Read/Write Considerations	
Read/Write in Timer Mode	
Timing	98, 99
TMR0 Status/Control Register (T0STA)	
TMR1	
8-bit Mode External Clock Input	
Overview	
Timer Mode	
Two 8-bit Timer/Counter Mode	
Using with PWM	
TMR1 Overflow Interrupt	
TMR1CS	
TMR1IE	
TMR1IF	
TMR1ON	102
TMR2	28, 49
8-bit Mode	104
External Clock Input	104
In Timer Mode	
Two 8-bit Timer/Counter Mode	
Using with PWM	107
TMR2 Overflow Interrupt	37
TMR2CS	
TMR2IE	35
TMR2IE TMR2IF	35 37
TMR2IE TMR2IF TMR2ON	35 37
TMR2IE TMR2IF TMR2ON TMR3	35 37 102
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From	35 37 102 114
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS TMR3H	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS TMR3H TMR3IE TMR3IF	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS TMR3H TMR3IE	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS TMR3H TMR3IE TMR3IF TMR3IF TMR3L	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3CS TMR3H TMR3IE TMR3IF TMR3IF TMR3L. TMR3ON	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input. In Timer Mode One Capture and One Period Register Mode. Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3H TMR3IE TMR3IF TMR3IF TMR3ON TO 52, Transmit Status and Control Register	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input. In Timer Mode One Capture and One Period Register Mode. Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3H TMR3IE TMR3IF TMR3IF TMR3ON TO 52, Transmit Status and Control Register TSTFSZ TTL INPUT	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input. In Timer Mode One Capture and One Period Register Mode. Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3H TMR3IE TMR3IF TMR3IF TMR3ON TO 52, Transmit Status and Control Register	
TMR2IE TMR2IF TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input. In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF TMR3H TMR3IE TMR3IF TMR3IF TMR3ON TO 52, Transmit Status and Control Register TSTFSZ TTL INPUT Turning on 16-bit Timer	
TMR2IE TMR2ON TMR3 Example, Reading From Example, Writing To External Clock Input. In Timer Mode One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF. TMR3H TMR3IE TMR3IF. TMR3IF. TMR3ON TO 52, Transmit Status and Control Register. TSTFSZ TTL INPUT. Turning on 16-bit Timer TX1IE	
TMR2IE	
TMR2IE	
TMR2IE	

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager Total Pages Sent
RE:	Reader Response
From	n: Name
	Company
	Address
	City / State / ZIP / Country
	Telephone: () FAX: ()
Appl	lication (optional):
Wou	Id you like a reply?YN
Devi	ce: PIC17C7XX Literature Number: DS30289C
Que	stions:
1. \	What are the best features of this document?
-	
-	
2. I	How does this document meet your hardware and software development needs?
-	
3. I	Do you find the organization of this data sheet easy to follow? If not, why?
-	
4.	What additions to the data sheet do you think would enhance the structure and subject?
-	
5.	What deletions from the data sheet could be made without affecting the overall usefulness?
-	
-	
6. I	Is there any incorrect or misleading information (what and where)?
-	
7. I	How would you improve this document?
-	
8. I	How would you improve our software, systems, and silicon products?