



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.23x24.23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c752t-33e-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

6.4 Interrupt Operation

Global Interrupt Disable bit, GLINTD (CPUSTA<4>), enables all unmasked interrupts (if clear), or disables all interrupts (if set). Individual interrupts can be disabled through their corresponding enable bits in the INTSTA register. Peripheral interrupts need either the global peripheral enable PEIE bit disabled, or the specific peripheral enable bit disabled. Disabling the peripherals via the global peripheral enable bit, disables all peripheral interrupts. GLINTD is set on RESET (interrupts disabled).

The RETFIE instruction clears the GLINTD bit while forcing the Program Counter (PC) to the value loaded at the Top-of-Stack.

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with the interrupt vector. There are four interrupt vectors which help reduce interrupt latency.

The peripheral interrupt vector has multiple interrupt sources. Once in the peripheral Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The peripheral interrupt flag bit(s) must be cleared in software before reenabling interrupts to avoid continuous interrupts.

The PIC17C7XX devices have four interrupt vectors. These vectors and their hardware priority are shown in Table 6-1. If two enabled interrupts occur "at the same time", the interrupt of the highest priority will be serviced first. This means that the vector address of that interrupt will be loaded into the program counter (PC).

TABLE 6-1: INTERRUPT VECTORS/ PRIORITIES

Address	Vector	Priority
0008h	External Interrupt on RA0/ INT pin (INTF)	1 (Highest)
0010h	TMR0 Overflow Interrupt (T0IF)	2
0018h	External Interrupt on T0CKI (T0CKIF)	3
0020h	Peripherals (PEIF)	4 (Lowest)

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GLINTD bit.
 - 2: Before disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

6.5 RA0/INT Interrupt

The external interrupt on the RA0/INT pin is edge triggered. Either the rising edge if the INTEDG bit (T0STA<7>) is set, or the falling edge if the INTEDG bit is clear. When a valid edge appears on the RA0/INT pin, the INTF bit (INTSTA<4>) is set. This interrupt can be disabled by clearing the INTE control bit (INTSTA<0>). The INT interrupt can wake the processor from SLEEP. See Section 17.4 for details on SLEEP operation.

6.6 T0CKI Interrupt

The external interrupt on the RA1/T0CKI pin is edge triggered. Either the rising edge if the T0SE bit (T0STA<6>) is set, or the falling edge if the T0SE bit is clear. When a valid edge appears on the RA1/T0CKI pin, the T0CKIF bit (INTSTA<6>) is set. This interrupt can be disabled by clearing the T0CKIE control bit (INTSTA<2>). The T0CKI interrupt can wake up the processor from SLEEP. See Section 17.4 for details on SLEEP operation.

6.7 Peripheral Interrupt

The peripheral interrupt flag indicates that at least one of the peripheral interrupts occurred (PEIF is set). The PEIF bit is a read only bit and is a bit wise OR of all the flag bits in the PIR registers AND'd with the corresponding enable bits in the PIE registers. Some of the peripheral interrupts can wake the processor from SLEEP. See Section 17.4 for details on SLEEP operation.

6.8 Context Saving During Interrupts

During an interrupt, only the returned PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt; e.g. WREG, ALUSTA and the BSR registers. This requires implementation in software.

Example 6-2 shows the saving and restoring of information for an Interrupt Service Routine. This is for a simple interrupt scheme, where only one interrupt may occur at a time (no interrupt nesting). The SFRs are stored in the non-banked GPR area.

Example 6-2 shows the saving and restoring of information for a more complex Interrupt Service Routine. This is useful where nesting of interrupts is required. A maximum of 6 levels can be done by this example. The BSR is stored in the non-banked GPR area, while the other registers would be stored in a particular bank. Therefore, 6 saves may be done with this routine (since there are 6 non-banked GPR registers). These routines require a dedicated indirect addressing register, FSR0, to be selected for this.

The PUSH and POP code segments could either be in each Interrupt Service Routine, or could be subroutines that were called. Depending on the application, other registers may also need to be saved.



TABLE 10-1: **PORTA FUNCTIONS**

FIGURE 10-4: **RA4 AND RA5 BLOCK** DIAGRAM Serial Port Input Signal Data Bus RD PORTA (Q2) Serial Port Output Signals OE = SPEN, SYNC, TXEN, CREN, SREN for RA4 \overline{OE} = SPEN (\overline{SYNC} +SYNC, \overline{CSRC}) for RA5 Note: I/O pins have protection diodes to VDD and Vss.

Name	Bit0	Buffer Type	Function
RA0/INT	bit0	ST	Input or external interrupt input.
RA1/T0CKI	bit1	ST	Input or clock input to the TMR0 timer/counter and/or an external interrupt input.
RA2/SS/SCL	bit2	ST	Input/output or slave select input for the SPI, or clock input for the I ² C bus. Output is open drain type.
RA3/SDI/SDA	bit3	ST	Input/output or data input for the SPI, or data for the I ² C bus. Output is open drain type.
RA4/RX1/DT1	bit4	ST	Input or USART1 Asynchronous Receive input, or USART1 Synchronous Data input/output.
RA5/TX1/CK1	bit5	ST	Input or USART1 Asynchronous Transmit output, or USART1 Synchronous Clock input/output.
RBPU	bit7	—	Control bit for PORTB weak pull-ups.

Legend: ST = Schmitt Trigger input

TABLE 10-2: REGISTERS/BITS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
10h, Bank 0	PORTA ⁽¹⁾	RBPU	—	RA5/ TX1/CK1	RA4/ RX1/DT1	RA3/ SDI/SDA	<u>R</u> A2/ SS/SCL	RA1/T0CKI	RA0/INT	0-xx 11xx	0-uu 11uu
05h, Unbanked	TOSTA	INTEDG	TOSE	TOCS	T0PS3	T0PS2	T0PS1	T0PS0	_	0000 000-	0000 000-
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00u
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	_	_	TRMT	TX9D	00001x	00001u

Legend: x = unknown, u = unchanged, - = unimplemented, reads as '0'. Shaded cells are not used by PORTA. **Note 1:** On any device RESET, these pins are configured as inputs.

TABLE 10-5: PORTC FUNCTIONS

Name	Bit	Buffer Type	Function
RC0/AD0	bit0	TTL	Input/output or system bus address/data pin.
RC1/AD1	bit1	TTL	Input/output or system bus address/data pin.
RC2/AD2	bit2	TTL	Input/output or system bus address/data pin.
RC3/AD3	bit3	TTL	Input/output or system bus address/data pin.
RC4/AD4	bit4	TTL	Input/output or system bus address/data pin.
RC5/AD5	bit5	TTL	Input/output or system bus address/data pin.
RC6/AD6	bit6	TTL	Input/output or system bus address/data pin.
RC7/AD7	bit7	TTL	Input/output or system bus address/data pin.

Legend: TTL = TTL input

TABLE 10-6: REGISTERS/BITS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
11h, Bank 1	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	uuuu uuuu
10h, Bank 1	DDRC	Data Dire	ection Reg		1111 1111	1111 1111					

Legend: x = unknown, u = unchanged

10.4 PORTD and DDRD Registers

PORTD is an 8-bit bi-directional port. The corresponding data direction register is DDRD. A '1' in DDRD configures the corresponding port pin as an input. A '0' in the DDRD register configures the corresponding port pin as an output. Reading PORTD reads the status of the pins, whereas writing to PORTD will write to the port latch. PORTD is multiplexed with the system bus. When operating as the system bus, PORTD is the high order byte of the address/data bus (AD15:AD8). The timing for the system bus is shown in the Electrical Specifications section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 10-4 shows an instruction sequence to initialize PORTD. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

EXAMPLE 10-4: INITIALIZING PORTD

MOVLB	1	;	Select Bank 1
CLRF	PORTD,	F;	Initialize PORTD data
		;	latches before setting
		;	the data direction reg
MOVLW	0xCF	;	Value used to initialize
		;	data direction
MOVWF	DDRD	;	Set RD<3:0> as inputs
		;	RD<5:4> as outputs
		;	RD<7:6> as inputs

FIGURE 10-10: BLOCK DIAGRAM OF RD7:RD0 PORT PINS (IN I/O PORT MODE)



11.0 OVERVIEW OF TIMER RESOURCES

The PIC17C7XX has four timer modules. Each module can generate an interrupt to indicate that an event has occurred. These timers are called:

- Timer0 16-bit timer with programmable 8-bit prescaler
- Timer1 8-bit timer
- Timer2 8-bit timer
- Timer3 16-bit timer

For enhanced time base functionality, four input Captures and three Pulse Width Modulation (PWM) outputs are possible. The PWMs use the Timer1 and Timer2 resources and the input Captures use the Timer3 resource.

11.1 Timer0 Overview

The Timer0 module is a simple 16-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock.

When Timer0 uses an external clock source, it has the flexibility to allow user selection of the incrementing edge, rising or falling.

The Timer0 module also has a programmable prescaler. The T0PS3:T0PS0 bits (T0STA<4:1>) determine the prescale value. TMR0 can increment at the following rates: 1:1, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, 1:256.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher than the device's frequency. The maximum external frequency on the TOCKI pin is 50 MHz, given the high and low time requirements of the clock.

11.2 Timer1 Overview

The Timer1 module is an 8-bit timer/counter with an 8bit period register (PR1). When the TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set and an interrupt will be generated if enabled. In Counter mode, the clock comes from the RB4/ TCLK12 pin, which can also be selected to be the clock for the Timer2 module.

TMR1 can be concatenated with TMR2 to form a 16-bit timer. The TMR1 register is the LSB and TMR2 is the MSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set and an interrupt will be generated, if enabled.

11.3 Timer2 Overview

The Timer2 module is an 8-bit timer/counter with an 8bit period register (PR2). When the TMR2 value rolls over from the period match value to 0h, the TMR2IF flag is set and an interrupt will be generated, if enabled. In Counter mode, the clock comes from the RB4/ TCLK12 pin, which can also provide the clock for the Timer1 module.

TMR2 can be concatenated with TMR1 to form a 16-bit timer. The TMR2 register is the MSB and TMR1 is the LSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set and an interrupt will be generated, if enabled.

11.4 Timer3 Overview

The Timer3 module is a 16-bit timer/counter with a 16bit period register. When the TMR3H:TMR3L value rolls over to 0h, the TMR3IF bit is set and an interrupt will be generated, if enabled. In Counter mode, the clock comes from the RB5/TCLK3 pin.

When operating in the four Capture modes, the period registers become the second (of four) 16-bit capture registers.

11.5 Role of the Timer/Counters

The timer modules are general purpose, but have dedicated resources associated with them. Tlmer1 and Timer2 are the time bases for the three Pulse Width Modulation (PWM) outputs, while Timer3 is the time base for the four input captures.

13.2 Timer3

Timer3 is a 16-bit timer consisting of the TMR3H and TMR3L registers. TMR3H is the high byte of the timer and TMR3L is the low byte. This timer has an associated 16-bit period register (PR3H/CA1H:PR3L/CA1L). This period register can be software configured to be a another 16-bit capture register.

When the TMR3CS bit (TCON1<2>) is clear, the timer increments every instruction cycle (Fosc/4). When TMR3CS is set, the counter increments on every falling edge of the RB5/TCLK3 pin. In either mode, the TMR3ON bit must be set for the timer/counter to increment. When TMR3ON is clear, the timer will not increment or set flag bit TMR3IF.

Timer3 has two modes of operation, depending on the CA1/PR3 bit (TCON2<3>). These modes are:

- Three capture and one period register mode
- · Four capture register mode

The PIC17C7XX has up to four 16-bit capture registers that capture the 16-bit value of TMR3 when events are detected on capture pins. There are four capture pins

(RB0/CAP1, RB1/CAP2, RG4/CAP3, and RE3/CAP4), one for each capture register pair. The capture pins are multiplexed with the I/O pins. An event can be:

- · A rising edge
- A falling edge
- · Every 4th rising edge
- · Every 16th rising edge

Each 16-bit capture register has an interrupt flag associated with it. The flag is set when a capture is made. The capture modules are truly part of the Timer3 block. Figure 13-5 and Figure 13-6 show the block diagrams for the two modes of operation.

13.2.1 THREE CAPTURE AND ONE PERIOD REGISTER MODE

In this mode, registers PR3H/CA1H and PR3L/CA1L constitute a 16-bit period register. A block diagram is shown in Figure 13-5. The timer increments until it equals the period register and then resets to 0000h on the next timer clock. TMR3 Interrupt Flag bit (TMR3IF) is set at this point. This interrupt can be disabled by clearing the TMR3 Interrupt Enable bit (TMR3IE). TMR3IF must be cleared in software.

FIGURE 13-5: TIMER3 WITH THREE CAPTURE AND ONE PERIOD REGISTER BLOCK DIAGRAM



BAUD	Fosc	= 33 MHz	SPBRG	Fosc = 25 N	lHz	SPBRG	FOSC = 2	0 MHz	SPBRG	Fosc = 1	6 MHz	SPBRG
RATE (K)	KBAL	JD %ERROR	VALUE (DECIMAL)	KBAUD %	ERROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)
0.3	NA	. —	_	NA	_	_	NA	_	_	NA	_	_
1.2	NA	. —	—	NA	_	—	NA	_	—	NA	—	_
2.4	NA	. —	—	NA	—	—	NA	—	—	NA	—	_
9.6	NA	. —	_	NA	_	_	NA	_	_	NA	_	_
19.2	NA	. —	—	NA	—	—	19.53	+1.73	255	19.23	+0.16	207
76.8	77.1	0 +0.39	106	77.16	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	95.9	-0.07	85	96.15	+0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	294.6	64 -1.79	27	297.62	-0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	485.2	29 -2.94	16	480.77	-3.85	12	500	0	9	500	0	7
HIGH	825	0 —	0	6250	_	0	5000	_	0	4000	_	0
LOW	32.2	2 —	255	24.41	_	255	19.53	_	255	15.625	_	255
	ī	FOSC = 10 MHz	2	00000	Fosc	= 7.159 MHz		00000	Fosc = 5.	068 MHz		00000
RAT	JD FE			VALUE				VALUE				VALUE
(K)	KBAUD	%ERROR	(DECIMAL) KB	AUD %	ERROR	(DECIMAL)	KBAUE	D %E	RROR ((DECIMAL)
0.3	3	NA	_	_	-	NA		_	NA			-
1.2	2	NA	_	—	1	NA	—	_	NA		_	—
2.4	4	NA	—	—	1	NA	—	—	NA		_	—
9.6	6	9.766	+1.73	255	9.	9.622 -		185	9.6		0	131
19.	2	19.23	+0.16	129	19	9.24	+0.23	92	19.2		0	65
76.	8	75.76	-1.36	32	7	7.82	+1.32	22	79.2	+	3.13	15
96	6	96.15	+0.16	25	94	4.20	-1.88	18	97.48	+	1.54	12
30	0	312.5	+4.17	7	29	98.3	-0.57	5	316.8	+	5.60	3
50	0	500	0	4	1	NA	_	_	NA		_	_
HIG	θH	2500	_	0	17	89.8	_	0	1267		_	0
LO	W	9.766	_	255	6.	991	_	255	4.950		_	255
		Eosc - 3 579 M	Hz		Fosc	= 1 MHz			FOSC = 3	2 768 kHz		
BAU	JD	1 000 - 0.010 M		SPBRG				SPBRG				SPBRG
KAI (K))	KBAUD	%ERROR	(DECIMAL) КВ	AUD %	ERROR	(DECIMAL)	KBAU	о %E	RROR ((DECIMAL)
0.3	3	NA	_	_	1	NA	_	_	0.303	+	1.14	26
1.2	2	NA	_	_	1.	202	+0.16	207	1.170	-:	2.48	6
2.4	4	NA	_	_	2.	404	+0.16	103	NA		_	_
9.6	6	9.622	+0.23	92	9.	615	+0.16	25	NA		_	_
19.	2	19.04	-0.83	46	19	9.24	+0.16	12	NA		_	_
76.	8	74.57	-2.90	11	83	3.34	+8.51	2	NA		_	_
96	6	99.43	_3.57	8	1	NA	_	_	NA		_	_

TABLE 14-4:	BAUD RATES FOR SYNCHRONOUS MODE
-------------	--

298.3

NA

894.9

3.496

-0.57

_

_

2

—

0

255

NA

NA

250

0.976

_

_

_

_

_

0

255

NA

NA

8.192

0.032

_

_

_

_

_

_

0

255

300

500

HIGH

LOW

TABLE 14-5: BAUD RATES FOR ASYNCHR	ONOUS MODE
------------------------------------	------------

BAUD	Fosc	= 33 MHz	SPBRG	FOSC = 25 MH	lz	SPBRG FOSC = 20 MHz		SPBRG	FOSC = 1	6 MHz	SPBRG	
RATE (K)	KBAU	ID %ERROR	VALUE (DECIMAL)	KBAUD %E	RROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)
0.3	NA	_	_	NA	NA —		NA	_	_	NA	_	_
1.2	NA	_	_	NA	_	_	1.221	+1.73	255	1.202	+0.16	207
2.4	2.398	8 -0.07	214	2.396	0.14	162	2.404	+0.16	129	2.404	+0.16	103
9.6	9.548	8 -0.54	53	9.53 -	0.76	40	9.469	-1.36	32	9.615	+0.16	25
19.2	19.09	9 -0.54	26	19.53 +	1.73	19	19.53	+1.73	15	19.23	+0.16	12
76.8	73.66	6 -4.09	6	78.13 +	1.73	4	78.13	+1.73	3	83.33	+8.51	2
96	103.1	2 +7.42	4	97.65 +	1.73	3	104.2	+8.51	2	NA	_	_
300	257.8	-14.06	1	390.63 +	30.21	0	312.5	+4.17	0	NA	—	_
500	515.6	62 +3.13	0	NA	—	_	NA	_	_	NA	_	_
HIGH	515.6	62 —	0		_	0	312.5	—	0	250	—	0
LOW	2.014	4 —	255	1.53	_	255	1.221	_	255	0.977	_	255
BAL	JD I	Fosc = 10 MHz		SPBRG	Fosc	s = 7.159 MHz	Z	SPBRG	Fosc = 5	5.068 MHz		SPBRG
RAT (K	TE)	KBAUD	%ERROR	VALUE (DECIMAL)	VALUE (DECIMAL) KE		ERROR	VALUE (DECIMAL) KBAU	D %I	ERROR	VALUE (DECIMAL)
0.3	3	NA	_	_	- 1		_	_	0.31		+3.13	255
1.2	2	1.202	+0.16	129	1	.203	_0.23	92	1.2		0	65
2.4	1	2.404	+0.16	64	2	.380	-0.83	46	2.4		0	32
9.6	6	9.766	+1.73	15	9	.322	-2.90	11	9.9		-3.13	7
19.	2	19.53	+1.73	7	1	8.64	-2.90	5	19.8		+3.13	3
76.	8	78.13	+1.73	1		NA	_	_	79.2		+3.13	0
96	6	NA	_	_		NA	_	_	NA	—		_
30	0	NA	—	—		NA	—	—	NA	_		_
50	0	NA	—	—		NA	—	—	NA		_	_
HIG	iΗ	156.3	—	0	1	11.9	—	0	79.2	79.2 —		0
LO	N	0.610	_	255	0	.437	—	255	0.309)	_	2 55
BAL	JD I	Fosc = 3.579 M	Hz	SPBRG	Fosc	= 1 MHz		SPBRG	Fosc = 3	2.768 kHz		SPBRG
RAT (K	TE)	KBAUD	%ERROR	VALUE (DECIMAL)	KE	BAUD %	ERROR	VALUE (DECIMAL) KBAU	D %I	ERROR	VALUE (DECIMAL)
0.3	3	0.301	+0.23	185	0	.300	+0.16	51	0.256	; -	14.67	1
1.2	2	1.190	-0.83	46	1	.202	+0.16	12	NA		_	_
2.4	1	2.432	+1.32	22	2	.232	-6.99	6	NA		_	_
9.6	6	9.322	-2.90	5	1	NA	_	_	NA		_	_
19.	2	18.64	-2.90	2		NA	_	_	NA		_	_
76.	8	NA	_	_	1	NA	_	_	NA		_	_
96	6	NA	_	_	1	NA	_	_	NA		_	_
30	0	NA	_	_	1	NA	_	_	NA		_	_
50	0	NA	_	_		NA	_	_	NA		_	_
HIG	iΗ	55.93	_	0	1	5.63	_	0	0.512	2	_	0
LO	N	0.218	—	255	0	.061		255	0.002	2		255

14.4 USART Synchronous Slave Mode

The Synchronous Slave mode differs from the Master mode, in the fact that the shift clock is supplied externally at the TX/CK pin (instead of being supplied internally in the Master mode). This allows the device to transfer or receive data in the SLEEP mode. The Slave mode is entered by clearing the CSRC (TXSTA<7>) bit.

14.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the SYNC Master and Slave modes are identical except in the case of the SLEEP mode.

If two words are written to TXREG and then the SLEEP instruction executes, the following will occur. The first word will immediately transfer to the TSR and will transmit as the shift clock is supplied. The second word will remain in TXREG. TXIF will not be set. When the first word has been shifted out of TSR, TXREG will transfer the second word to the TSR and the TXIF flag will now be set. If TXIE is enabled, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, then the program will branch to the interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. Clear the CREN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 6. Start transmission by loading data to TXREG.
- 7. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN), allows transmission to start sooner than doing these two events in the reverse order.



14.4.2 USART SYNCHRONOUS SLAVE RECEPTION

Operation of the Synchronous Master and Slave modes are identical except in the case of the SLEEP mode. Also, SREN is a "don't care" in Slave mode.

If receive is enabled (CREN) prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR will transfer the data to RCREG (setting RCIF) and if the RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. If interrupts are desired, then set the RCIE bit.
- 3. If 9-bit reception is desired, then set the RX9 bit.
- 4. To enable reception, set the CREN bit.
- The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 6. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading RCREG.
- 8. If any error occurred, clear the error by clearing the CREN bit.

Note: To abort reception, either clear the SPEN bit, or the CREN bit (when in Continuous Receive mode). This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

15.2.12 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note:	The SSP Module must be in an IDLE
	STATE before the RCEN bit is set, or the
	RCEN bit will be disregarded.

The baud rate generator begins counting and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag is set, the SSPIF is set and the baud rate generator is suspended from counting, holding SCL low. The SSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag is automatically cleared. The user can then send an acknowledge bit at the end of reception, by setting the acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

15.2.12.1 BF Status Flag

In receive operation, BF is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when SSPBUF is read.

15.2.12.2 SSPOV Status Flag

In receive operation, SSPOV is set when 8 bits are received into the SSPSR, and the BF flag is already set from a previous reception.

15.2.12.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 15-32: STOP CONDITION FLOW CHART



17.3 Watchdog Timer (WDT)

The Watchdog Timer's function is to recover from software malfunction, or to reset the device while in SLEEP mode. The WDT uses an internal free running on-chip RC oscillator for its clock source. This does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. The WDT can be permanently disabled by programming the configuration bits WDTPS1:WDTPS0 as '00' (Section 17.1).

Under normal operation, the WDT must be cleared on a regular interval. This time must be less than the minimum WDT overflow time. Not clearing the WDT in this time frame will cause the WDT to overflow and reset the device.

17.3.1 WDT PERIOD

The WDT has a nominal time-out period of 12 ms (with postscaler = 1). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, configuration bits should be used to enable the WDT with a greater prescale. Thus, typical time-out periods up to 3.0 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and its postscale setting and prevent it from timing out, thus generating a device RESET condition.

The $\overline{\text{TO}}$ bit in the CPUSTA register will be cleared upon a WDT time-out.

FIGURE 17-1: WATCHDOG TIMER BLOCK DIAGRAM



TABLE 17-2: REGISTERS/BITS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
Config See Figure 17-1 for location of WDTPSx bits in Configuration Word.							(Note 1)	(Note 1)			
06h, Unbanked	CPUSTA	—	—	STKAV	GLINTD	TO	PD	POR	BOR	11 11qq	11 qquu
	unimplomente	d rood or	10' m - 11		la on conditi	ion Shadaa		ot upod by t		11 1199	11 99444

Note 1: This value will be as the device was programmed, or if unprogrammed, will read as all '1's.

The WDT and postscaler are cleared when:

- The device is in the RESET state
- A SLEEP instruction is executed
- A CLRWDT instruction is executed
- Wake-up from SLEEP by an interrupt

The WDT counter/postscaler will start counting on the first edge after the device exits the RESET state.

17.3.3 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., Max. WDT postscaler), it may take several seconds before a WDT time-out occurs.

The WDT and postscaler become the Power-up Timer whenever the PWRT is invoked.

17.3.4 WDT AS NORMAL TIMER

When the WDT is selected as a normal timer, the clock source is the device clock. Neither the WDT nor the postscaler are directly readable or writable. The overflow time is 65536 Tosc cycles. On overflow, the TO bit is cleared (device is not RESET). The CLRWDT instruction can be used to set the TO bit. This allows the WDT to be a simple overflow timer. The simple timer does not increment when in SLEEP.

PIC17C7XX

ADD	DLW	ADD Lite	ral to W	REG						
Synt	ax:	[label] /	ADDLW	k						
Ope	rands:	$0 \le k \le 2\xi$	55							
Ope	ration:	(WREG)	(WREG) + k \rightarrow (WREG)							
Statu	us Affected:	OV, C, D	OV, C, DC, Z							
Enco	oding:	1011	0001	kkk	k	kkkk				
Des	cription:	The content the 8-bit lit placed in \	nts of WR eral 'k' an VREG.	EG are	e ado esul	ded to t is				
Wor	ds:	1								
Сус	les:	1								
QC	ycle Activity:									
	Q1	Q2	Q	3		Q4				
	Decode	Read literal 'k'	Proce Dat	ess a	W V	/rite to VREG				
Exar	nple:	ADDLW	0x15							

ADD	WF	ADD W	REG to f		
Synt	ax:	[label]	ADDWF	f,d	
Ope	rands:	$0 \le f \le 2$ $d \in [0, 1]$:55]		
Ope	ration:	(WREG	$) + (f) \rightarrow (f)$	(dest)	
Statu	us Affected:	OV, C, [DC, Z		
Enco	oding:	0000	111d	ffff	ffff
Des	cription:	Add WR result is s result is s	EG to regis stored in W stored bacl	ter 'f'. If 'd /REG. If 'd < in registe	' is 0 the ' is 1 the er 'f'.
Wor	ds:	1			
Cycl	es:	1			
QC	vcle Activity:				
	Q1	Q2	Q	3	Q4
	Decode	Read register 'f	Proc Dat	ess ' ta de	Write to estination
Exar	<u>mple</u> :	ADDWF	REG,	0	
	Before Instru WREG REG	uction = 0x17 = 0xC2			

WREG = 0x10 After Instruction

Before Instruction

WREG = 0x25

After Instruction

WREG	=	0xD9
REG	=	0xC2

	MPLAB [®] Integrated Development Environment	MPLAB [®] C17 C Compiler	MPLAB [®] C18 C Compiler	MPASM TM Assembler/ MPLINK TM Object Linker	MPLAB® ICE In-Circuit Emulator	ICEPIC TM In-Circuit Emulator	MPLAB® ICD In-Circuit Debugger	PICSTART® Plus Entry Level Development Programmer	PRO MATE® II Universal Device Programmer	PICDEM TM 1 Demonstration Board	PICDEM TM 2 Demonstration Board	PICDEM™ 3 Demonstration Board	PICDEM TM 14A Demonstration Board	PICDEM TM 17 Demonstration Board	KEELoq® Evaluation Kit	KEELoα [®] Transponder Kit	nicrolD™ Programmer's Kit	125 kHz microlD™ Developer's Kit	125 kHz Anticollision microlD TM Developer's Kit	13.56 MHz Anticollision microlD TM Developer's Kit	MCP2510 CAN Developer's Kit
PIC12CXXX	>			>	>	>		>	>												
PIC14000	>			>	>			>	>				>								
PIC16C5X	>			>	>	>		>	>	>											
X9291519	>			>	~	>	*	>	>		` +										
PIC16CXXX	>			>	~	>		>	>	>											
PIC16F62X	>			>	**/			**^	**/												
X7281519	>			>	>	>	*>	>	>	÷+	* +										
XX7Oðfolg	>			>	>	>		>	>												
PIC16C8X	>			>	>	>		>	>	>											
PIC16F8XX	>			>	>		>	>	>												
PIC16C9XX	>			>	>	>		>	>			>									
X4071019	>	>		>	>			>	>	>											
XXTOTIOI9	>	>		>	>			>	>					>							
PIC18CXX2	>	<u> </u>	>	>	>			>	>		>			<u> </u>						<u> </u>	
83CXX 52CXX/ 54CXX/		<u> </u>	<u> </u>	>					>					<u> </u>						<u> </u>	
ххххэн				>					>						>	>					
MCRFXXX																	~	>	>	>	
WCP2510																					>

	TABLE 19-1:	DEVELOPMENT TOOLS FROM M	ICROCHIE
--	-------------	--------------------------	----------

© 1998-2013 Microchip Technology Inc.

PIC17C7XX

FIGURE 20-21: USART ASYNCHRONOUS MODE START BIT DETECT



TABLE 20-16: USART ASYNCHRONOUS MODE START BIT DETECT REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур	Max	Unit s	Conditions
120A	TdtL2ckH	Time to ensure that the RX pin is sar	mpled low		_	TCY	ns	
121A	TdtRF	Data rise time and fall time	Receive	_	_	(Note 1)	ns	
			Transmit	_	_	40	ns	
123A	TckH2bckL	Time from RX pin sampled low to firs of x16 clock	t rising edge			Тсү	ns	

Note 1: Schmitt trigger will determine logic level.

FIGURE 20-22: USART ASYNCHRONOUS RECEIVE SAMPLING WAVEFORM



TABLE 20-17: USART ASYNCHRONOUS RECEIVE SAMPLING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур	Max	Unit s	Conditions
125A	TdtL2ckH	Setup time of RX pin to first data sampled	TCY	—	_	ns	
126A	TdtL2ckH	Hold time of RX pin from last data sam- pled	Тсү		_	ns	



TABLE 20-20: MEMORY INTERFACE WRITE REQUIREMENTS

Param. No.	Sym	Characterist	ic	Min	Тур†	Max	Unit s	Conditions
150	TadV2alL	AD<15:0> (address) valid to	PIC17 C XXX	0.25Tcy - 10	—	_	ns	
		ALE↓ (address setup time)	PIC17LCXXX	0.25Tcy - 10	—			
151	TalL2adl	ALE \downarrow to address out invalid	PIC17 C XXX	0			ns	
		(address hold time)	PIC17LCXXX	0				
152	TadV2wrL	Data out valid to $\overline{WR}\downarrow$	PIC17 C XXX	0.25Tcy - 40	_	_	ns	
		(data setup time)	PIC17 LC XXX	0.25Tcy - 40	_	_		
153	TwrH2adI	WR↑ to data out invalid	PIC17 C XXX	—	0.25Tcy	_	ns	
		(data hold time)	PIC17 LC XXX	_	0.25Tcy			
154	TwrL	WR pulse width	PIC17 C XXX		0.25Tcy	_	ns	
			PIC17LCXXX	_	0.25Tcy	_		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

21.0 PIC17C7XX DC AND AC CHARACTERISTICS

The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g., outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time.

- Typ or Typical represents the mean of the distribution at 25°C.
- Max or Maximum represents (mean + 3 σ) over the temperature range of -40°C to 85°C.
- Min or Minimum represents (mean 3σ) over the temperature range of -40°C to 85° C.
- **Note:** Standard deviation is denoted by sigma (σ).

TABLE 21-1: PIN CAPACITANCE PER PACKAGE TYPE

Din Nome	Typical Capacitance (pF)					
	68-pin PLCC	64-pin TQFP				
All pins, except MCLR, VDD, and Vss	10	10				
MCLR pin	20	20				

FIGURE 21-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



APPENDIX C: WHAT'S NEW

This is a new Data Sheet for the Following Devices:

- PIC17C752
- PIC17C756A
- PIC17C762
- PIC17C766

This Data Sheet is based on the PIC17C75X Data Sheet (DS30246A).

APPENDIX D: WHAT'S CHANGED

Clarified the TAD vs. device maximum operating frequency tables in Section 16.2.

Added device characteristic graphs and charts in Section 21.

Removed the "Preliminary" status from the entire document.

Revision C (January 2013)

Added a note to each package outline drawing.

PIC17C7XX

SEEVAL Evaluation and Programming System
Serial Clock. SCK 137
Serial Clock, SCL
Serial Data Address, SDA
Serial Data In, SDI
Serial Data Out, SDO 137
SETF
SFR198
SFR (Special Function Registers)43
SFR As Source/Destination 198
Signed Math11
Slave Select Synchronization
Slave Select, SS 137
SLEEP
SLEEP Mode, All Peripherals Disabled
SLEEP Mode, BOR Enabled
SMP
Software Simulator (MPLAB SIM)
SPBRG 126, 130, 132
SPBRG1
SPBRG2
SPE
Special Features of the CPU
Special Function Registers
Summary
Master Mode 130
Serial Clock 137
Serial Data In 137
Serial Data Out
Serial Perinheral Interface (SPI) 133
Slave Select 137
SPI clock 139
SPI Mode
SPI Clock Edge Select, CKE 134
SPI Data Input Sample Phase Select, SMP
SPI Master/Slave Connection
SPI Module
Master/Slave Connection 138
Slave Mode 140
Slave Select Synchronization140
Slave Synch Timing 140
chare eghen him g
SS 137
SS 137 SSP 133
SS 137 SSP 133 Block Diagram (SPI Mode) 137
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPC0N1 135
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPSR 136 SSPSR 139, 144
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPSR 139, 144 SSPSTAT 139, 144 SSPSTAT 134, 144
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPSR 139, 144 SSPSTAT 139, 144 SSPSTAT 134, 144 SSP 134, 144 SSP 120, 144 SSP 134, 144 SSP 120, 142
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPSR 139, 144 SSPSR 139, 144 SSPSTAT 139, 144 SSP I ² C 134, 144 SSP I ² C Operation 143
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPCON1 139, 144 SSPCON2 136 SSPSR 139, 144 SSPSTAT 139, 144 SSPSTAT 134, 144 SSP I ² C Operation 143 SSP Module SPI Mode SPI Moder 120
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPECON1 139, 144 SSPCON2 136 SSPSR 139, 144 SSP I ² C Operation 143 SSP Module 143 SPI Master Mode 139 SPI Master Mode 139
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPECN1 139, 144 SSPCON1 135 SSPSR 139, 144 SSP I ² C 134, 144 SSP I ² C Operation 143 SSP Module 143 SPI Master Mode 139 SPI Master/Slave Connection 138 SPI Slave Mode 140
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136 SSPSR 139, 144 SSPSTAT 134, 144 SSP I ² C 0peration SSP Module 139 SPI Master Mode 139 SPI Master/Slave Connection 138 SPI Master/Slave Connection 138 SPI Slave Mode 143
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136 SSPSR 139, 144 SSPSTAT 134, 144 SSP I ² C 0peration SSP Module 139 SPI Master Mode 139 SPI Master/Slave Connection 138 SPI Master/Slave Connection 138 SPCON1 Register 143 SSP Overflow Detect bit SSPOV
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136 SSPSR 139, 144 SSPSTAT 134, 144 SSP I ² C Operation 143 SSP Module 139 SPI Master Mode 139 SPI Master/Slave Connection 138 SPI Slave Mode 140 SSPCON1 Register 144 SSP Overflow Detect bit, SSPOV 50
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136 SSPSR 139, 144 SSPSTAT 134, 144 SSP I ² C Operation 143 SSP Module 139 SPI Master Mode 139 SPI Master/Slave Connection 138 SPI Slave Mode 140 SSPCON1 Register 144 SSP Overflow Detect bit, SSPOV 144 SSPBUF 50
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136 SSPSR 139, 144 SSPSTAT 134, 144 SSP I ² C 134, 144 SSP I ² C Operation 143 SSP Module 139 SPI Master Mode 139 SPI Master/Slave Connection 138 SPI Slave Mode 140 SSPCON1 Register 143 SSP Overflow Detect bit, SSPOV 144 SSPADD 50 SSPBUF 50, 144
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136 SSPSR 139, 144 SSPSTAT 134, 144 SSP I ² C 136, 144 SSP I ² C 136, 144 SSP I ² C 136, 143 SSP Module 139, 144 SSP I ² C 136, 143 SSP I ² C 136, 143 SSP Nodule 139, 144 SSP I ² C 136, 143 SSP IMaster Mode 139, 144 SSP Module 139 SPI Master/Slave Connection 138 SPI Slave Mode 140 SSPCON1 Register 143 SSP Overflow Detect bit, SSPOV 144 SSPADD 50, 144 SSPCON1 50, 135, 143 SSPCON2 50, 136

SSPIE	36
SSPIF	. 38, 145
SSPM3:SSPM0	135
SSPOV 135,	144, 162
SSPSTAT	134, 144
ST Input	278
Stack	
Operation	
Pointer	
Stack	
START bit (S)	134
START Condition Enabled bit. SAE	136
STKAV	52 54
STOP hit (P)	134
STOP Condition Enable bit	136
SUBI W	225
SUBWE	226
SUBWEB	226
SWAPE	227
Synchronous Master Mode	107
Synchronous Master Recention	120
Synchronous Master Transmission	107
Synchronous Master Transmission	127
Synchronous Serial Port	133
Synchronous Serial Port Enable bit, SSPEN	135
Synchronous Serial Port Interrupt	
Synchronous Serial Port Interrupt Enable, SSPIE	
Synchronous Serial Port Mode Select bits,	
SSPM3:SSPM0	135
Synchronous Slave Mode	131
Т	
TOCKI	39
T0CKI Pin	40
T0CKIE	34
	••••••
TOCKIF	
TOCKIF	34 53, 97
T0CKIF	34 53, 97 34
TOCKIF	34 53, 97 34 34
TOCKIF	34 53, 97 34 34 53, 97
TOCKIF	34 53, 97 34 34 53, 97 53
TOCKIF	34 53, 97 34 34 53, 97 53
TOCKIF	
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer	34 53, 97 34 34 53, 97 53 101 55 55
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read	34 53, 97 34 34 53, 97 53 101 55 55
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD	34
TOCKIF TOCS TOIE TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write	34 53, 97 34 34 53, 97 53 101 55 55 64 64 64 64
TOCKIF TOCS TOIE TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code	34
TOCKIF TOCS TOIE TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABL RD	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABL	34 53, 97 53, 97 53, 97 53 101 55 55 64 64 64 64 62 62 62 62 62 62
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TAD	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TAD	34 53, 97 53, 97 53, 97 55 55 64 64 64 64 62 62 62 62
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TAL	34 53, 97 34 53, 97 53 101 55 64 64 64 62
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATL TBL PTBH	34 53, 97 34 53, 97 53 101 55 55 64 64 64 62
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TABLATL TBLATH TBLATH TBLPTRH	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLPTRH TBLPTRL TCI K12	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TABLATH TBLATH TBLATH TBLPTRH TCLK12 TCLK12	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TABLATH TBLATH TBLATH TBLPTRH TCLK12 TCLK3	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Latch Table Read Example Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLPTRH TBLPTRH TCLK12 TCON1	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Latch Table Read Example Table Read Example Table Read Example Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLPTRH TBLPTRH TCLK12 TCON1 TCON2 TCON2	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLPTRH TBLPTRH TCLK12 TCLK3 TCON1 TCON2,TCON3	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLATL TBLATH TBLATH TBLPTRH TBLPTRH TCLK12 TCLK3 TCON2 TCON2 TCON3	34
TOCKIF TOCS TOIE TOIE TOIF TOSE TOSTA TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TABLWT TAD TBLATH TBLATH TBLATH TBLPTRH TBLPTRH TBLPTRH TCLK12 TCON2 TCON3 TCON3 Time-Out Sequence	34 34 53, 97 34 34 34 53 101 55 55 64 64 64 64 62 227, 228 228, 229 185 55 55 55 55 55 55 55 55 55

 \odot 1998-2013 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 1998-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769317

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.