

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c752t-33e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 4.0 ON-CHIP OSCILLATOR CIRCUIT

The internal oscillator circuit is used to generate the device clock. Four device clock periods generate an internal instruction clock (TCY).

There are four modes that the oscillator can operate in. They are selected by the device configuration bits during device programming. These modes are:

- LF Low Frequency (Fosc  $\leq$  2 MHz)
- XT Standard Crystal/Resonator Frequency (2 MHz  $\leq$  Fosc  $\leq$  33 MHz)
- EC External Clock Input (Default oscillator configuration)
- RC External Resistor/Capacitor (Fosc  $\leq$  4 MHz)

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on POR and BOR. The PWRT is designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external RESET, Watchdog Timer Reset, or through an interrupt.

Several oscillator options are made available to allow the part to better fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options.

## 4.1 Oscillator Configurations

## 4.1.1 OSCILLATOR TYPES

The PIC17CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LF Low Power Crystal
- XT Crystal/Resonator
- EC External Clock Input
- RC Resistor/Capacitor

The main difference between the LF and XT modes is the gain of the internal inverter of the oscillator circuit, which allows the different frequency ranges.

For more details on the device configuration bits, see Section 17.0.

## 4.1.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT or LF modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 4-2). The PIC17CXXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

For frequencies above 24 MHz, it is common for the crystal to be an overtone mode crystal. Use of overtone mode crystals require a tank circuit to attenuate the gain at the fundamental frequency. Figure 4-3 shows an example circuit.

## 4.1.3 OSCILLATOR/RESONATOR START-UP

As the device voltage increases from Vss, the oscillator will start its oscillations. The time required for the oscillator to start oscillating depends on many factors. These include:

- Crystal/resonator frequency
- Capacitor values used (C1 and C2)
- Device VDD rise time
- System temperature
- Series resistor value (and type) if used
- Oscillator mode selection of device (which selects the gain of the internal oscillator inverter)

Figure 4-1 shows an example of a typical oscillator/ resonator start-up. The peak-to-peak voltage of the oscillator waveform can be quite low (less than 50% of device VDD) when the waveform is centered at VDD/2 (refer to parameter #D033 and parameter #D043 in the electrical specification section).





#### TABLE 7-1: MODE MEMORY ACCESS

Operating Mode	Internal Program Memory	Configuration Bits, Test Memory, Boot ROM
Microprocessor	No Access	No Access
Microcontroller	Access	Access
Extended Microcontroller	Access	No Access
Protected Microcontroller	Access	Access

The PIC17C7XX can operate in modes where the program memory is off-chip. They are the Microprocessor and Extended Microcontroller modes. The Microprocessor mode is the default for an unprogrammed device.

Regardless of the processor mode, data memory is always on-chip.

#### FIGURE 7-2: MEMORY MAP IN DIFFERENT MODES



## 7.2.2.3 TMR0 Status/Control Register (T0STA)

This register contains various control bits. Bit7 (INTEDG) is used to control the edge upon which a signal on the RA0/INT pin will set the RA0/INT interrupt flag. The other bits configure Timer0, it's prescaler and clock source.

## REGISTER 7-3: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
INTEDG	TOSE	TOCS	T0PS3	T0PS2	T0PS1	T0PS0	—
bit 7							bit 0
INTEDG: RA0/INT Pin Interrunt Edge Select bit							

bit 7	INTEDG: RA0/INT Pin Interrupt Edge Select bit This bit selects the edge upon which the interrupt is detected. 1 = Rising edge of RA0/INT pin generates interrupt 0 = Falling edge of RA0/INT pin generates interrupt							
bit 6	<b>T0SE</b> : Timer0 External Clock Input Edge Select bit This bit selects the edge upon which TMR0 will increment.							
	<u>When T0CS = 0 (External Clock):</u> 1 = Rising edge of RA1/T0CKI pin increments TMR0 and/or sets the T0CKIF bit 0 = Falling edge of RA1/T0CKI pin increments TMR0 and/or sets a T0CKIF bit							
	<u>When T0CS = 1</u> Don't care	<u>Vhen T0CS = 1 (Internal Clock):</u> Jon't care						
bit 5	<b>TOCS</b> : Timer0 Clock Source Select bit This bit selects the clock source for Timer0. 1 = Internal instruction clock cycle (TcY) 0 = External clock input on the T0CKI pin							
bit 4-1	T0PS3:T0PS0: These bits selec	Timer0 Prescale Selection bits t the prescale value for Timer0.						
	T0PS3:T0PS0	Prescale Value						
	0000 0001 0010 0011 0100 0101 0110 0111 1xxx	1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256						

bit 0

Unimplemented: Read as '0'

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
- n = Value at POR Reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 7.3 Stack Operation

PIC17C7XX devices have a 16 x 16-bit hardware stack (Figure 7-1). The stack is not part of either the program or data memory space, and the stack pointer is neither readable nor writable. The PC (Program Counter) is "PUSH'd" onto the stack when a CALL or LCALL instruction is executed, or an interrupt is acknowledged. The stack is "POP'd" in the event of a RETURN, RETLW, or a RETFIE instruction execution. PCLATH is not affected by a "PUSH" or a "POP" operation.

The stack operates as a circular buffer, with the stack pointer initialized to '0' after all RESETS. There is a stack available bit (STKAV) to allow software to ensure that the stack will not overflow. The STKAV bit is set after a device RESET. When the stack pointer equals Fh, STKAV is cleared. When the stack pointer rolls over from Fh to 0h, the STKAV bit will be held clear until a device RESET.

- **Note 1:** There is not a status bit for stack underflow. The STKAV bit can be used to detect the underflow which results in the stack pointer being at the Top-of-Stack.
  - 2: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt vector.
  - 3: After a RESET, if a "POP" operation occurs before a "PUSH" operation, the STKAV bit will be cleared. This will appear as if the stack is full (underflow has occurred). If a "PUSH" operation occurs next (before another "POP"), the STKAV bit will be locked clear. Only a device RESET will cause this bit to set.

After the device is "PUSH'd" sixteen times (without a "POP"), the seventeenth push overwrites the value from the first push. The eighteenth push overwrites the second push (and so on).

## 7.4 Indirect Addressing

Indirect addressing is a mode of addressing data memory where the data memory address in the instruction is not fixed. That is, the register that is to be read or written can be modified by the program. This can be useful for data tables in the data memory. Figure 7-6 shows the operation of indirect addressing. This depicts the moving of the value to the data memory address specified by the value of the FSR register.

Example 7-1 shows the use of indirect addressing to clear RAM in a minimum number of instructions. A similar concept could be used to move a defined number of bytes (block) of data to the USART transmit register (TXREG). The starting address of the block of data to be transmitted could easily be modified by the program.

#### FIGURE 7-6: INDIRECT ADDRESSING



#### 7.4.1 INDIRECT ADDRESSING REGISTERS

The PIC17C7XX has four registers for indirect addressing. These registers are:

- INDF0 and FSR0
- INDF1 and FSR1

Registers INDF0 and INDF1 are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. The FSR is an 8-bit register and allows addressing anywhere in the 256-byte data memory address range. For banked memory, the bank of memory accessed is specified by the value in the BSR.

If file INDF0 (or INDF1) itself is read indirectly via an FSR, all '0's are read (Zero bit is set). Similarly, if INDF0 (or INDF1) is written to indirectly, the operation will be equivalent to a NOP, and the status bits are not affected.

Example 10-2 shows an instruction sequence to initialize PORTB. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

#### EXAMPLE 10-2: INITIALIZING PORTB

MOVLB	0		; Select Bank 0
CLRF	PORTB,	F	; Init PORTB by clearing
			; output data latches
MOVLW	0xCF		; Value used to initialize
			; data direction
MOVWF	DDRB		; Set RB<3:0> as inputs
			; RB<5:4> as outputs
			; RB<7:6> as inputs

## FIGURE 10-6: BLOCK DIAGRAM OF RB3:RB2 PORT PINS



## TABLE 10-5: PORTC FUNCTIONS

Name	Bit	Buffer Type	Function
RC0/AD0	bit0	TTL	Input/output or system bus address/data pin.
RC1/AD1	bit1	TTL	Input/output or system bus address/data pin.
RC2/AD2	bit2	TTL	Input/output or system bus address/data pin.
RC3/AD3	bit3	TTL	Input/output or system bus address/data pin.
RC4/AD4	bit4	TTL	Input/output or system bus address/data pin.
RC5/AD5	bit5	TTL	Input/output or system bus address/data pin.
RC6/AD6	bit6	TTL	Input/output or system bus address/data pin.
RC7/AD7	bit7	TTL	Input/output or system bus address/data pin.

Legend: TTL = TTL input

## TABLE 10-6: REGISTERS/BITS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
11h, Bank 1	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	uuuu uuuu
10h, Bank 1	DDRC	Data Dire	Data Direction Register for PORTC							1111 1111	1111 1111

Legend: x = unknown, u = unchanged

## 12.3 Read/Write Consideration for TMR0

Although TMR0 is a 16-bit timer/counter, only 8-bits at a time can be read or written during a single instruction cycle. Care must be taken during any read or write.

## 12.3.1 READING 16-BIT VALUE

The problem in reading the entire 16-bit value is that after reading the low (or high) byte, its value may change from FFh to 00h.

Example 12-1 shows a 16-bit read. To ensure a proper read, interrupts must be disabled during this routine.

EXAMPLE 12-1: 16-BIT READ

MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
MOVFP	TMPLO,	WREG	;tmplo -> wreg
CPFSLT	TMROL		;tmr0l < wreg?
RETURN			;no then return
MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
RETURN			;return
1			

## 12.3.2 WRITING A 16-BIT VALUE TO TMR0

Since writing to either TMR0L or TMR0H will effectively inhibit increment of that half of the TMR0 in the next cycle (following write), but not inhibit increment of the other half, the user must write to TMR0L first and TMR0H second, in two consecutive instructions, as shown in Example 12-2. The interrupt must be disabled. Any write to either TMR0L or TMR0H clears the prescaler.

#### EXAMPLE 12-2: 16-BIT WRITE

BSF	CPUSTA, GLINTD ; Disable interrupts
MOVFP	RAM_L, TMROL ;
MOVFP	RAM_H, TMROH ;
BCF	CPUSTA, GLINTD ; Done, enable
	; interrupts

## 12.4 Prescaler Assignments

Timer0 has an 8-bit prescaler. The prescaler selection is fully under software control; i.e., it can be changed "on the fly" during program execution. Clearing the prescaler is recommended before changing its setting. The value of the prescaler is "unknown" and assigning a value that is less than the present value, makes it difficult to take this unknown time into account.



	U-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		CA4OVF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	
	bit 7							bit 0	
bit 7	Unimpler	nented: Rea	id as '0'						
bit 6	<b>CA4OVF</b> : Capture4 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA4H:CA4L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture4 registers 0 = No overflow occurred on Capture4 registers								
bit 5	<b>CA3OVF</b> : Capture3 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA3H:CA3L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture3 registers 0 = No overflow occurred on Capture3 registers								
bit 4-3	CA4ED1:CA4ED0: Capture4 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge								
bit 2-1	CA3ED1:CA3ED0: Capture3 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge								
bit 0	<b>PWM3ON</b> 1 = PWM3 0 = PWM3	l: PWM3 On 3 is enabled 3 is disabled	bit (the RG5/PV (the RG5/PV	VM3 pin ignc VM3 pin use:	res the state s the state of	∋ of the DDR( f the DDRG<է	G<5> bit) 5> bit for dat	a direction)	
	Legend:								
	R = Reada	able bit	W = V	Nritable bit	U = Unir	mplemented k	bit, read as '	0'	

'1' = Bit is set

'0' = Bit is cleared

## REGISTER 13-3: TCON3 REGISTER (ADDRESS: 16h, BANK 7)

- n = Value at POR Reset

x = Bit is unknown

#### 13.2.4 EXTERNAL CLOCK INPUT FOR TIMER3

When TMR3CS is set, the 16-bit TMR3 increments on the falling edge of clock input TCLK3. The input on the RB5/TCLK3 pin is sampled and synchronized by the internal phase clocks, twice every instruction cycle. This causes a delay from the time a falling edge appears on TCLK3 to the time TMR3 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section. Figure 13-7 shows the timing diagram when operating from an external clock.

## 13.2.5 READING/WRITING TIMER3

Since Timer3 is a 16-bit timer and only 8-bits at a time can be read or written, care should be taken when reading or writing while the timer is running. The best method is to stop the timer, perform any read or write operation and then restart Timer3 (using the TMR3ON bit). However, if it is necessary to keep Timer3 freerunning, care must be taken. For writing to the 16-bit TMR3, Example 13-2 may be used. For reading the 16bit TMR3, Example 13-3 may be used. Interrupts must be disabled during this routine.

#### EXAMPLE 13-2: WRITING TO TMR3

BSF	CPUSTA,	GLINTD	;	Disable interrupts
MOVFP	RAM_L,	TMR3L	;	
MOVFP	RAM_H,	TMR3H	;	
BCF	CPUSTA,	GLINTD	;	Done, enable interrupts

#### EXAMPLE 13-3: READING FROM TMR3

MOVPF	TMR3L,	TMPLO	;	read low TMR3	
MOVPF	TMR3H,	TMPHI	;	read high TMR3	
MOVFP	TMPLO,	WREG	;	tmplo -> wreg	
CPFSLT	TMR3L		;	TMR3L < wreg?	
RETURN			;	no then return	
MOVPF	TMR3L,	TMPLO	;	read low TMR3	
MOVPF	TMR3H,	TMPHI	;	read high TMR3	
RETURN			;	return	





## PIC17C7XX

NOTES:

TABLE 14-5: BAUD RATES FOR ASYNCHRONOUS MOD
---

BAUD FOSC =		= 33 MHz	SPBRG	FOSC = 25 MH	lz	SPBRG	FOSC = 20 MHz		SPBRG	SPBRG FOSC = 16 MHz		SPBRG
RATE (K)	KBAU	ID %ERROR	VALUE (DECIMAL)	KBAUD %E	RROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)
0.3	NA	_	_	NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	_	NA	_	_	1.221	+1.73	255	1.202	+0.16	207
2.4	2.398	8 -0.07	214	2.396	0.14	162	2.404	+0.16	129	2.404	+0.16	103
9.6	9.548	8 -0.54	53	9.53 -	0.76	40	9.469	-1.36	32	9.615	+0.16	25
19.2	19.09	9 -0.54	26	19.53 +	1.73	19	19.53	+1.73	15	19.23	+0.16	12
76.8	73.66	6 -4.09	6	78.13 +	1.73	4	78.13	+1.73	3	83.33	+8.51	2
96	103.1	2 +7.42	4	97.65 +	1.73	3	104.2	+8.51	2	NA	_	_
300	257.8	-14.06	1	390.63 +	30.21	0	312.5	+4.17	0	NA	—	_
500	515.6	62 +3.13	0	NA	—	_	NA	_	_	NA	_	_
HIGH	515.6	62 —	0	_	—	0	312.5	_	0	250	_	0
LOW	2.014	4 —	255	1.53	—	255	1.221	_	255	0.977	—	255
BAL	JD	Fosc = 10 MHz		SPBRG	FOSC = 7.159 MH2		SPBRG		Fosc = 5	FOSC = 5.068 MHz		SPBRG
(K	)	KBAUD	%ERROR	(DECIMAL)	KE	BAUD %	ERROR	(DECIMAL	) KBAU	D %I	ERROR	(DECIMAL)
0.3	3	NA	_	_		NA	_	_	0.31		+3.13	255
1.2	2	1.202	+0.16	129	1	.203	_0.23	92	1.2		0	65
2.4	4	2.404	+0.16	64	2	.380	-0.83	46	2.4		0	32
9.6	5	9.766	+1.73	15	9	.322	-2.90	11	9.9		-3.13	7
19.	2	19.53	+1.73	7	1	8.64	-2.90	5	19.8		+3.13	3
76.	8	78.13	+1.73	1		NA	—	—	79.2		+3.13	0
96	6	NA	—	—		NA	—	_	NA		_	—
30	0	NA	—	—		NA	—	_	NA		_	—
50	0	NA	-	—		NA	—	—	NA		—	_
HIG	iΗ	156.3	—	0	1	11.9	—	0	79.2		_	0
LO	N	0.610	_	255	0	.437	—	255	0.309	)	_	2 <b>55</b>
BAL	JD	Fosc = 3.579 M	Hz	SPBRG	Fosc	; = 1 MHz		SPBRG	Fosc = 3	32.768 kHz		SPBRG
KAI (K	) )	KBAUD	%ERROR	(DECIMAL)	KE	BAUD %	ERROR	(DECIMAL	) KBAU	D %I	ERROR	(DECIMAL)
0.3	3	0.301	+0.23	185	0	.300	+0.16	51	0.256	; -	14.67	1
1.2	2	1.190	-0.83	46	1	.202	+0.16	12	NA		_	—
2.4	1	2.432	+1.32	22	2	.232	-6.99	6	NA		_	_
9.6	6	9.322	-2.90	5		NA	—	—	NA		—	—
19.	2	18.64	-2.90	2		NA	—	_	NA		_	—
76.	8	NA	_	—	1	NA	—	—	NA		_	—
96	6	NA	—	—		NA	—	_	NA		_	—
30	0	NA	—	—	1	NA	—	_	NA		_	—
50	0	NA	—	—		NA	—	_	NA		_	—
HIG	iΗ	55.93	—	0	1	5.63	—	0	0.512	2	_	0
LO	N	0.218	_	255	0	.061	_	255	0.002	2	_	255





## 15.2.12 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note:	The SSP Module must be in an IDLE
	STATE before the RCEN bit is set, or the
	RCEN bit will be disregarded.

The baud rate generator begins counting and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag is set, the SSPIF is set and the baud rate generator is suspended from counting, holding SCL low. The SSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag is automatically cleared. The user can then send an acknowledge bit at the end of reception, by setting the acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

## 15.2.12.1 BF Status Flag

In receive operation, BF is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when SSPBUF is read.

#### 15.2.12.2 SSPOV Status Flag

In receive operation, SSPOV is set when 8 bits are received into the SSPSR, and the BF flag is already set from a previous reception.

#### 15.2.12.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

## FIGURE 15-32: STOP CONDITION FLOW CHART



## 18.2 Q Cycle Activity

Each instruction cycle (TcY) is comprised of four Q cycles (Q1-Q4). The Q cycle is the same as the device oscillator cycle (Tosc). The Q cycles provide the timing/ designation for the Decode, Read, Process Data, Write, etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The four Q cycles that make up an instruction cycle (TCY) can be generalized as:

- Q1: Instruction Decode Cycle or forced No operation
- Q2: Instruction Read Cycle or No operation
- Q3: Process the Data
- Q4: Instruction Write Cycle or No operation

Each instruction will show the detailed Q cycle operation for the instruction.



TABLRD	Table Read				
Example1:	TABLRD	1, 1,	REG ;		
Before Instruc REG TBLATH TBLATL TBLPTR MEMORY(	tion TBLPTR)	= = = =	0x53 0xAA 0x55 0xA356 0x1234		
After Instruction REG TBLATH TBLATL TBLPTR MEMORY(	on (table v TBLPTR)	vrite con = = = = =	mpletion) 0xAA 0x12 0x34 0xA357 0x5678		
Example2:	TABLRD	0, 0,	REG ;		
Before Instruc REG TBLATH TBLATL TBLPTR MEMORY(	tion TBLPTR)	= = = =	0x53 0xAA 0x55 0xA356 0x1234		
After Instructio REG TBLATH TBLATL TBLPTR MEMORY(	n (table v	vrite coi = = = =	mpletion) 0x55 0x12 0x34 0xA356 0x1234		

TAB	LWT	Table Wri	Table Write						
Synt	ax:	[ label ]	[label] TABLWT t,i,f						
Ope	rands:	$0 \le f \le 25$	$0 \le f \le 255$						
		i ∈ [0,1] t ∈ [0,1]							
Ope	ration:	lf t = 0.							
000		$f \rightarrow TBLA$	$f \rightarrow TBLATL;$						
		If $t = 1$ ,	τц.						
		$T \rightarrow TBLA$ TBLAT $\rightarrow$	Prog Men	n (TBLPTR);					
		If i = 1,	If $i = 1$ ,						
		IBLPIR · If i – 0	TBLPTR + 1 $\rightarrow$ TBLPTR						
		TBLPTR i	s unchang	ed					
Statu	us Affected	: None							
Enco	oding:	1010	11ti i	fff ffff					
Des	cription:	1. Load	value in 'f' ir	nto 16-bit table					
		latch ( If t = 1	(TBLAT) I: load into h	niah byte:					
		If $t = 0$	): load into l	ow byte					
		2. The c	ontents of T	BLAT are writ-					
		locatio	on pointed to	by TBLPTR.					
		If TB	LPTR point	ts to external					
		the in:	the instruction takes two-cycle.						
		If TBL	If TBLPTR points to an internal EPROM location, then the						
		instru	instruction is terminated when						
	an interrupt is received.								
INC	Note: I he MCLR/VPP pin must be at the programming voltage for successful programming of interna								
	men	ory.	VVPP = VDD gramming sequence of internal memory interrupted. A short write will occur (2 be internal memory location will not be						
	the p	programming se							
	will Toy)	be interrupted.							
	affeo	ted.	nemery loo						
		3. The T	BLPTR car	n be automati-					
		cally i If i = 1	cally incremented If i = 1; TBLPTR is not						
		11 : 0	incremented						
Wor	do.	IT I = C	If i = 0; TBLPTR is incremented						
Cycl	us.	ı 2 (many if							
Cyci	63.	EPROM p	EPROM program memory)						
QC	ycle Activity	/:							
	Q1	Q2	Q2 Q3						
	Decode	Read	Process	Write					
		register T	Data	TBLATH or					
				TBLATL					
	No operation	No operation	No operation	No operation					
		(Table Pointer		(Table Latch on					
		on Address bus)		Address bus, WR goes low)					
	No operation	No operation (Table Pointer on Address bus)	No operation	No operation (Table Latch on <u>Add</u> ress bus, WR goes low)					

## **19.0 DEVELOPMENT SUPPORT**

The PIC<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB<sup>®</sup> IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK<sup>™</sup> Object Linker/
  - MPLIB<sup>™</sup> Object Librarian
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
- ICEPIC<sup>™</sup> In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD for PIC16F87X
- Device Programmers
  - PRO MATE<sup>®</sup> II Universal Device Programmer
- PICSTART<sup>®</sup> Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
  - PICDEM<sup>™</sup>1 Demonstration Board
  - PICDEM 2 Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 17 Demonstration Board
  - KEELOQ<sup>®</sup> Demonstration Board

## 19.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup>-based application that contains:

- · An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- A full-featured editor
- A project manager
- Customizable toolbar and key mapping
- A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
  - source files
  - absolute listing file
  - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

## 19.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PIC MCU's.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

## 19.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

## 20.1 DC Characteristics

		Standard Operating Conditions (unless otherwise stated)								
PIC17LC7XX	-08		Operating temperature							
(Commerci	al, Industria	l)	-40°C $\leq$ TA $\leq$ +85°C for industrial and							
			$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial							
PIC17C7XX-1	6		Standard	Standard Operating Conditions (unless otherwise stated)						
(Commerci	al Industria	Extended)	Operating	tempera	ature					
PIC17C7XX-3	33				-4	$0^{\circ}C \leq TA$	$\leq$ +125°C for extended			
(Commerci	al. Industria	I. Extended)			-4	$0^{\circ}C \leq TA$	$A \leq +85^{\circ}C$ for industrial			
(	,	,,			0°	°C ≤ TA	$A \leq +70^{\circ}C$ for commercial			
Param.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions			
No.										
D001	Vdd	Supply Voltage								
		PIC17LC7XX	3.0		5.5	V				
D001		PIC17C7XX-33	4.5		5.5	V				
		PIC17C7XX-16	VBOR	—	5.5	V	(BOR enabled) (Note 5)			
D002	Vdr	RAM Data Retention	1.5			V	Device in SLEEP mode			
		Voltage (Note 1)								
D003	VPOR	VDD Start Voltage to	_	Vss	_	V	See section on Power-on			
		ensure internal					Reset for details			
		Power-on Reset signal								
D004	SVDD	VDD Rise Rate to ensure	e proper operation							
		PIC17LCXX	0.010	_	_	V/ms	See section on Power-on			
							Reset for details			
D004		PIC17CXX	0.085	_		V/ms	See section on Power-on			
							Reset for details			
D005	VBOR	Brown-out Reset	3.65		4.35	V				
		voltage trip point								
D006	VPORTP	Power-on Reset trip		2.2	_	V	VDD = VPORTP			
		point								

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

**Note 1:** This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT disabled.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as:  $VDD/(2 \bullet R)$ .

For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes Extended Microcontroller mode).

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula IR = VDD/2REXT (mA) with REXT in kOhm.
- 5: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device (-16) will operate correctly to this trip point.



## TABLE 20-13: I<sup>2</sup>C BUS DATA REQUIREMENTS

Param No.	Sym	Character	Min	Max	Units	Conditions	
100	Thigh	Clock high time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—	ms	
101	Tlow	Clock low time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms	
102	Tr	SDA and SCL rise time	100 kHz mode		1000	ns	Cb is specified to be from
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>		300	ns	
103	Tf	SDA and SCL fall time	100 kHz mode		300	ns	Cb is specified to be from
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>		10	ns	
90	Tsu:sta	START condition setup	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	Only relevant for Repeated
		time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	Start condition
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—	ms	
91	Thd:sta	START condition hold	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	After this period, the first
		time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	clock pulse is generated
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms	
106	Thd:dat	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	ms	
			1 MHz mode <sup>(1)</sup>	0	_	ns	
107	Tsu:dat	Data input setup time	100 kHz mode	250	_	ns	(Note 2)
			400 kHz mode	100	_	ns	
			1 MHz mode <sup>(1)</sup>	100	_	ns	
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	
		setup time	400 kHz mode	2(Tosc)(BRG + 1)		ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	-	ms	
109	Таа	Output valid from clock	100 kHz mode		3500	ns	
			400 kHz mode		1000	ns	
			1 MHz mode <sup>(1)</sup>		400	ns	

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C$  pins.

2: A fast mode (400 KHz) I<sup>2</sup>C bus device can be used in a standard mode I<sup>2</sup>C bus system, but the parameter # 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. Parameter #102 + #107 = 1000 + 250 = 1250 ns (for 100 kHz mode) before the SCL line is released.

**3:**  $C_b$  is specified to be from 10-400pF. The minimum specifications are characterized with  $C_b=10pF$ . The rise time spec (t<sub>r</sub>) is characterized with  $R_p=R_p$  min. The minimum fall time specification (t<sub>f</sub>) is characterized with  $C_b=10pF$ , and  $R_p=R_p$  max. These are only valid for fast mode operation (VDD=4.5-5.5V) and where the SPM bit (SSPSTAT<7>) =1.)

4: Max specifications for these parameters are valid for falling edge only. Specs are characterized with R<sub>p</sub>=R<sub>p</sub> min and C<sub>b</sub>=400pF for standard mode, 200pF for fast mode, and 10pF for 1MHz mode.

# PIC17C7XX







