

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	454 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c752t-33i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 DEVICE VARIETIES

Each device has a variety of frequency ranges and packaging options. Depending on application and production requirements, the proper device option can be selected using the information in the PIC17C7XX Product Selection System section at the end of this data sheet. When placing orders, please use the "PIC17C7XX Product Identification System" at the back of this data sheet to specify the correct part number. When discussing the functionality of the device, memory technology and voltage range does not matter.

There are two memory type options. These are specified in the middle characters of the part number.

- 1. **C**, as in PIC17**C**756A. These devices have EPROM type memory.
- 2. **CR**, as in PIC17**CR**756A. These devices have ROM type memory.

All these devices operate over the standard voltage range. Devices are also offered which operate over an extended voltage range (and reduced frequency range). Table 2-1 shows all possible memory types and voltage range designators for a particular device. These designators are in **bold** typeface.

Memory Type	Voltage Range			
memory type	Standard	Extended		
EPROM	PIC17 C XXX	PIC17LCXXX		
ROM	PIC17CRXXX	PIC17LCRXXX		
	Not all memory technologies are available for a particular device.			

2.1 UV Erasable Devices

The UV erasable version, offered in CERQUAD package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Third party programmers also are available; refer to the *Third Party Guide* for a list of sources.

2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 Serialized Quick-Turnaround Production (SQTPsm) Devices

Microchip offers a unique programming service, where a few user defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, thus giving customers a low cost option for high volume, mature products.

ROM devices do not allow serialization information in the program memory space.

For information on submitting ROM code, please contact your regional sales office.

Note: Presently, NO ROM versions of the PIC17C7XX devices are available.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17CXXX can be attributed to a number of architectural features, commonly found in RISC microprocessors. To begin with, the PIC17CXXX uses a modified Harvard architecture. This architecture has the program and data accessed from separate memories. So, the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC17CXXX opcodes are 16-bits wide, enabling single word instructions. The full 16-bit wide program memory bus fetches a 16-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (121 ns @ 33 MHz), except for program branches and two special instructions that transfer data between program and data memory.

The PIC17CXXX can address up to 64K x 16 of program memory space.

The **PIC17C752** and **PIC17C762** integrate 8K x 16 of EPROM program memory on-chip.

The **PIC17C756A** and **PIC17C766** integrate 16K x 16 EPROM program memory on-chip.

A simplified block diagram is shown in Figure 3-1. The descriptions of the device pins are listed in Table 3-1.

Program execution can be internal only (Microcontroller or Protected Microcontroller mode), external only (Microprocessor mode), or both (Extended Microcontroller mode). Extended Microcontroller mode does not allow code protection.

The PIC17CXXX can directly or indirectly address its register files or data memory. All special function registers, including the Program Counter (PC) and Working Register (WREG), are mapped in data memory. The PIC17CXXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17CXXX simple, yet efficient. In addition, the learning curve is reduced significantly.

One of the PIC17CXXX family architectural enhancements from the PIC16CXX family, allows two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the WREG register, thus increasing performance and decreasing program memory usage.

The PIC17CXXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The WREG register is an 8-bit working register used for ALU operations.

All PIC17CXXX devices have an 8 x 8 hardware multiplier. This multiplier generates a 16-bit result in a single cycle.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), Zero (Z) and Overflow (OV) bits in the ALUSTA register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Signed arithmetic is comprised of a magnitude and a sign bit. The overflow bit indicates if the magnitude overflows and causes the sign bit to change state. That is, if the result of 8-bit signed operations is greater than 127 (7Fh), or less than -128 (80h).

Signed math can have greater than 7-bit values (magnitude), if more than one byte is used. The overflow bit only operates on bit6 (MSb of magnitude) and bit7 (sign bit) of each byte value in the ALU. That is, the overflow bit is not useful if trying to implement signed math where the magnitude, for example, is 11-bits.

If the signed math values are greater than 7-bits (such as 15-, 24-, or 31-bit), the algorithm must ensure that the low order bytes of the signed value ignore the overflow status bit.

Example 3-1 shows two cases of doing signed arithmetic. The Carry (C) bit and the Overflow (OV) bit are the most important status bits for signed math operations.


EXAMPLE 3-1: 8-BIT MATH ADDITION

Hex Value	Signed Values	Unsigned Values
FFh	-1	255
+ 01h	+ 1	+ 1
= 00h		= 256 \rightarrow 00h
C bit = 1	C bit = 1	C bit = 1
OV bit = 0	OV bit = 0	OV bit = 0
DC bit = 1	DC bit = 1	DC bit = 1
Z bit = 1	Z bit = 1	Z bit = 1
Hey Value	Signed Values	Unsigned Values
Hex Value	Signed Values	Unsigned Values
Hex Value	Signed Values	Unsigned Values
	127	-
7Fh	127	127 + 1
7Fh + 01h = 80h	127 + 1	127 + 1 = 128
7Fh + 01h = 80h C bit = 0	$\begin{array}{r} 127\\ \pm 1\\ = 128 \rightarrow 00h \end{array}$	127 + 1 = 128 C bit = 0
7Fh + 01h = 80h C bit = 0 OV bit = 1	127 $+ 1$ $= 128 \rightarrow 00h$ C bit = 0	127 <u>+ 1</u> = 128 C bit = 0 OV bit = 1

4.1.4 EXTERNAL CLOCK OSCILLATOR

In the EC oscillator mode, the OSC1 input can be driven by CMOS drivers. In this mode, the OSC1/ CLKIN pin is hi-impedance and the OSC2/CLKOUT pin is the CLKOUT output (4 Tosc).





4.1.5 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used, or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with series resonance, or one with parallel resonance.

Figure 4-5 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 4-5:

EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT






Figure 4-6 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 Ω resistors provide the negative feedback to bias the inverters in their linear region.





PIC17C7XX

NOTES:

5.1.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: First, the internal POR signal goes high when the POR trip point is reached. If MCLR is high, then both the OST and PWRT timers start. In general, the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 5-1 shows the times that are associated with the oscillator configuration. Figure 5-5 and Figure 5-6 display these time-out sequences.

If the device voltage is not within electrical specification at the end of a time-out, the MCLR/VPP pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

The time-out sequence begins from the first rising edge of $\overline{\text{MCLR}}$.

Table 5-3 shows the RESET conditions for some special registers, while Table 5-4 shows the initialization conditions for all the registers.

TABLE 5-1: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	POR, BOR	Wake-up from SLEEP	MCLR Reset
XT, LF	Greater of: 96 ms or 1024Tosc	1024Tosc	—
EC, RC	Greater of: 96 ms or 1024Tosc	—	—

TABLE 5-2: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR ⁽¹⁾	то	PD	Event
0	0	1	1	Power-on Reset
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP
1	1	0	1	WDT Reset during normal operation
1	1	0	0	WDT Wake-up during SLEEP
1	1	1	1	MCLR Reset during normal operation
1	0	1	1	Brown-out Reset
0	0	0	x	Illegal, TO is set on POR
0	0	x	0	Illegal, PD is set on POR
х	x	1	1	CLRWDT instruction executed

Note 1: When BODEN is enabled, else the BOR status bit is unknown.

TABLE 5-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER

Event		PCH:PCL	CPUSTA ⁽⁴⁾	OST Active
Power-on Reset		0000h	11 1100	Yes
Brown-out Reset		0000h	11 1110	Yes
MCLR Reset during normal oper	ration	0000h	11 1111	No
MCLR Reset during SLEEP		0000h	11 1011	Yes ⁽²⁾
WDT Reset during normal opera	0000h	11 0111	No	
WDT Reset during SLEEP ⁽³⁾		0000h	11 0011	Yes ⁽²⁾
Interrupt Wake-up from SLEEP	rrupt Wake-up from SLEEP GLINTD is set		11 1011	Yes ⁽²⁾
	GLINTD is clear	PC + 1 ⁽¹⁾	10 1011	Yes ⁽²⁾

Legend: u = unchanged, x = unknown, - = unimplemented, read as '0'

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.

2: The OST is only active (on wake-up) when the oscillator is configured for XT or LF modes.

- **3:** The Program Counter = 0; that is, the device branches to the RESET vector and places SFRs in WDT Reset states. This is different from the mid-range devices.
- 4: When BODEN is enabled, else the BOR status bit is unknown.

^{© 1998-2013} Microchip Technology Inc.

TABLE 5-4: INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS						
Register Address		Power-on Reset Brown-out Reset	MCLR Reset WDT Reset	Wake-up from SLEEP through Interrupt		
Unbanked						
INDF0	00h	N/A	N/A	N/A		
FSR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PCL	02h	0000h	0000h	PC + 1 (2)		
PCLATH	03h	0000 0000	uuuu uuuu	uuuu uuuu		
ALUSTA	04h	1111 xxxx	1111 uuuu	1111 uuuu		
TOSTA	05h	0000 000-	0000 000-	0000 000-		
CPUSTA ⁽³⁾	06h	11 11qq	11 qquu	uu qquu		
INTSTA	07h	0000 0000	0000 0000	սսսս սսսս(1)		
INDF1	08h	N/A	N/A	N/A		
FSR1	09h	XXXX XXXX	uuuu uuuu	uuuu uuuu		
WREG	0Ah	XXXX XXXX	uuuu uuuu	uuuu uuuu		
TMR0L	0Bh	XXXX XXXX	uuuu uuuu	uuuu uuuu		
TMR0H	0Ch	XXXX XXXX	uuuu uuuu	uuuu uuuu		
TBLPTRL	0Dh	0000 0000	0000 0000	uuuu uuuu		
TBLPTRH	0Eh	0000 0000	0000 0000	uuuu uuuu		
BSR	0Fh	0000 0000	0000 0000	սսսս սսսս		
Bank 0						
PORTA ^(4,6)	10h	0-xx 11xx	0-uu 11uu	u-uu uuuu		
DDRB	11h	1111 1111	1111 1111	uuuu uuuu		
PORTB ⁽⁴⁾	12h	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RCSTA1	13h	0000 -00x	0000 -00u	uuuu -uuu		
RCREG1	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TXSTA1	15h	00001x	00001u	uuuuuu		
TXREG1	16h	xxxx xxxx	uuuu uuuu	uuuu uuuu		
SPBRG1	17h	0000 0000	0000 0000	uuuu uuuu		
legend: 11 = un	changed $x = unknown$	own = unimplemented, rea	ad as '0' g = value depend	ds on condition		

 TABLE 5-4:
 INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented, read as '0', q = value depends on condition

Note 1: One or more bits in INTSTA, PIR1, PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

- 3: See Table 5-3 for RESET value of specific condition.
- 4: This is the value that will be in the port output latch.

5: When the device is configured for Microprocessor or Extended Microcontroller mode, the operation of this port does not rely on these registers.

6: On any device RESET, these pins are configured as inputs.

REGISTER 6-3: PIE2 REGISTER (ADDRESS: 11h, BANK 4)

	R/W-0	R/W-0						
			R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE
bi	it 7							bit 0
1	SSPIE : Synchronous Serial Port Interrupt Enable bit 1 = Enable SSP interrupt 0 = Disable SSP interrupt							
			iterrupt Enab	le hit				
1	= Enable	bus collision bus collision	n interrupt					
1	= Enable	Module Inter A/D module A/D module		bit				
bit 4 U	nimplem	ented: Read	l as '0'					
1	CA4IE : Capture4 Interrupt Enable bit 1 = Enable Capture4 interrupt 0 = Disable Capture4 interrupt							
1	CA3IE : Capture3 Interrupt Enable bit 1 = Enable Capture3 interrupt 0 = Disable Capture3 interrupt							
1	= Enable	USART2 Tr		Enable bit r empty interi er empty inter	•			
1	= Enable	USART2 Re		Enable bit full interrupt r full interrupt				
Le	egend:]
R	= Readat	ole bit	W = W	ritable bit	U = Unin	nplemented bit,	read as '0'	

R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'		
	- n = Value at POR Reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

	U-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		CA40VF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON
	bit 7							bit 0
bit 7	Unimplen	nented: Rea	d as '0'					
bit 6	CA4OVF : Capture4 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA4H:CA4L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture4 registers 0 = No overflow occurred on Capture4 registers							
bit 5	This bit in (CA3H:CA unread ca the captur 1 = Overfle	ndicates that (3L) before to pture value (e register wi ow occurred	the next cap (last capture) th the TMR3 on Capture3	e value had ture event of before overf value until th	ccurred. The low). Subsec ne capture re	ead from the capture reg quent capture egister has be	ister retains events will	the oldest not update
bit 4-3	CA4ED1:0 00 = Capt 01 = Capt 10 = Capt	CA4ED0 : Ca ure on every ure on every ure on every	apture4 Mode falling edge	e Select bits dge				
bit 2-1	00 = Capt 01 = Capt 10 = Capt	ure on every ure on every ure on every	falling edge	dge				
bit 0	1 = PWM3		(the RG5/PV			of the DDRC the DDRG<5		a direction)
	Legend:							

'1' = Bit is set

'0' = Bit is cleared

REGISTER 13-3: TCON3 REGISTER (ADDRESS: 16h, BANK 7)

- n = Value at POR Reset

x = Bit is unknown

13.2 Timer3

Timer3 is a 16-bit timer consisting of the TMR3H and TMR3L registers. TMR3H is the high byte of the timer and TMR3L is the low byte. This timer has an associated 16-bit period register (PR3H/CA1H:PR3L/CA1L). This period register can be software configured to be a another 16-bit capture register.

When the TMR3CS bit (TCON1<2>) is clear, the timer increments every instruction cycle (Fosc/4). When TMR3CS is set, the counter increments on every falling edge of the RB5/TCLK3 pin. In either mode, the TMR3ON bit must be set for the timer/counter to increment. When TMR3ON is clear, the timer will not increment or set flag bit TMR3IF.

Timer3 has two modes of operation, depending on the CA1/PR3 bit (TCON2<3>). These modes are:

- Three capture and one period register mode
- · Four capture register mode

The PIC17C7XX has up to four 16-bit capture registers that capture the 16-bit value of TMR3 when events are detected on capture pins. There are four capture pins

(RB0/CAP1, RB1/CAP2, RG4/CAP3, and RE3/CAP4), one for each capture register pair. The capture pins are multiplexed with the I/O pins. An event can be:


- · A rising edge
- A falling edge
- · Every 4th rising edge
- · Every 16th rising edge

Each 16-bit capture register has an interrupt flag associated with it. The flag is set when a capture is made. The capture modules are truly part of the Timer3 block. Figure 13-5 and Figure 13-6 show the block diagrams for the two modes of operation.

13.2.1 THREE CAPTURE AND ONE PERIOD REGISTER MODE

In this mode, registers PR3H/CA1H and PR3L/CA1L constitute a 16-bit period register. A block diagram is shown in Figure 13-5. The timer increments until it equals the period register and then resets to 0000h on the next timer clock. TMR3 Interrupt Flag bit (TMR3IF) is set at this point. This interrupt can be disabled by clearing the TMR3 Interrupt Enable bit (TMR3IE). TMR3IF must be cleared in software.

FIGURE 13-5: TIMER3 WITH THREE CAPTURE AND ONE PERIOD REGISTER BLOCK DIAGRAM



15.2.6 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master operation, the SDA line must be monitored for arbitration, to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A START Condition
- A Repeated Start Condition
- An Acknowledge Condition

15.2.7 I²C MASTER MODE SUPPORT

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. Once Master mode is enabled, the user has six options.

- · Assert a START condition on SDA and SCL.
- Assert a Repeated Start condition on SDA and SCL.
- Write to the SSPBUF register initiating transmission of data/address.
- Generate a STOP condition on SDA and SCL.
- Configure the I²C port to receive data.
- Generate an Acknowledge condition at the end of a received byte of data.

Note:	The MSSP Module, when configured in I ² C
	Master mode, does not allow queueing of
	events. For instance: The user is not
	allowed to initiate a START condition and
	immediately write the SSPBUF register to
	initiate transmission before the START
	condition is complete. In this case, the
	SSPBUF will not be written to and the
	WCOL bit will be set, indicating that a write
	to the SSPBUF did not occur.

15.2.7.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz, or 1 MHz I²C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSP-BUF. Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state

15.3 Connection Considerations for I²C Bus

For standard mode I^2C bus devices, the values of resistors $R_p R_s$ in Figure 15-42 depends on the following parameters:

- Supply voltage
- Bus capacitance
- Number of connected devices (input current + leakage current)


The supply voltage limits the minimum value of resistor R_p due to the specified minimum sink current of 3 mA at VoL max = 0.4V for the specified output stages. For

example, with a supply voltage of VDD = $5V \pm 10\%$ and VOL max = 0.4V at 3 mA, $R_p \min$ = (5.5-0.4)/0.003 = 1.7 k Ω . VDD as a function of R_p is shown in Figure 15-42. The desired noise margin of 0.1 VDD for the low level, limits the maximum value of R_s . Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections and pins. This capacitance limits the maximum value of R_p due to the specified rise time (Figure 15-42).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register and controls the slew rate of the I/O pins when in I^2C mode (master or slave).

FIGURE 15-42: SAMPLE DEVICE CONFIGURATION FOR I²C BUS



EXAMPLE 15-2: INTERFACING TO A 24LC01B SERIAL EEPROM (USING MPLAB C17)

```
// Writes the byte data to 24LC01B at the specified address
void ByteWrite(static unsigned char address, static unsigned char data)
{
   StartI2C();
                                    // Send start bit
                                    // Wait for idle condition
   IdleI2C();
   WriteI2C(CONTROL);
                                    // Send control byte
   IdleI2C();
                                    // Wait for idle condition
   if (!SSPCON2bits.ACKSTAT)
                                    // If 24LC01B ACKs
    {
       WriteI2C(address);
                                    // Send control byte
       IdleI2C();
                                    // Wait for idle condition
                                    // If 24LC01B ACKs
       if (!SSPCON2bits.ACKSTAT)
           WriteI2C(data);
                                    // Send data
   }
   IdleI2C();
                                    // Wait for idle condition
   StopI2C();
                                    // Send stop bit
                                    // Wait for idle condition
   IdleI2C();
   return;
// Reads a byte of data from 24LC01B at the specified address
unsigned char ByteRead(static unsigned char address)
                                    // Send start bit
   StartI2C();
   IdleI2C();
                                    // Wait for idle condition
   WriteI2C(CONTROL);
                                    // Send control byte
   IdleI2C();
                                    // Wait for idle condition
    if (!SSPCON2bits.ACKSTAT)
                                    // If the 24LC01B ACKs
    {
                                    // Send address
       WriteI2C(address);
                                    // Wait for idle condition
       IdleI2C();
       if (!SSPCON2bits.ACKSTAT) // If the 24LC01B ACKs
       {
           RestartI2C();
                                    // Send restart
           IdleI2C();
                                   // Wait for idle condition
                                 // Send control byte with R/W set
           WriteI2C(CONTROL+1);
           IdleI2C();
                                    // Wait for idle condition
                                      // If the 24LC01B ACKs
           if (!SSPCON2bits.ACKSTAT)
           {
                                        // Read a byte of data from 24LC01B
               getcI2C();
                                       // Wait for idle condition
               IdleI2C();
               NotAckI2C();
                                       // Send a NACK to 24LC01B
               IdleI2C();
                                       // Wait for idle condition
                                       // Send stop bit
               StopI2C();
               IdleI2C();
                                        // Wait for idle condition
             }
       }
    }
   return(SSPBUF);
```

EXAMPLE 15-2: INTERFACING TO A 24LC01B SERIAL EEPROM (USING MPLAB C17)

```
void ACKPoll(void)
{
                                             // Send start bit
         StartI2C();
        IdleI2C();
                                            // Wait for idle condition
        WriteI2C(CONTROL);
                                            // Send control byte
        IdleI2C();
                                            // Wait for idle condition
         // Poll the ACK bit coming from the 24LC01B
         // Loop as long as the 24LC01B NACKs \,
        while (SSPCON2bits.ACKSTAT)
         {
                                         // Send a restart bit
                 RestartI2C();
                 IdleI2C(); // Wait for idle condition
WriteI2C(CONTROL); // Send control byte
IdleI2C(); // Wait for idle condition
         }
         IdleI2C();
                                            // Wait for idle condition
                                            // Send stop bit
         StopI2C();
         IdleI2C();
                                            // Wait for idle condition
         return;
}
```

17.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of realtime applications. The PIC17CXXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Oscillator Selection (Section 4.0)
- RESET (Section 5.0)
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts (Section 6.0)
- Watchdog Timer (WDT)
- SLEEP mode
- Code protection


The PIC17CXXX has a Watchdog Timer which can be shut-off only through EPROM bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on POR and BOR. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external RESET, Watchdog Timer Reset, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LF crystal option saves power. Configuration bits are used to select various options. This configuration word has the format shown in Figure 17-1.


High (H) Table Read Addr.	U-x	R/P-1	R/P-1	U-x	U-x	U-x	U-x	U-x	U-x
FE0Fh - FE08h	—	PM2	BODEN	_		—	—	—	—
	bit 15 bit 8	bit 7							bit 0
Low (L) Table Read Addr.	U-x	U-x	R/P-1	U-x	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
FE07h - FE00h		—	PM1		PM0	WDTPS1	WDTPS0	FOSC1	FOSC0
	bit 15 bit 8	bit 7							bit 0
bits 7H, 6L, 4L	PM2, PM1, I	>M∩ ∙ Pr	ocessor M	nde Sel	ect hits				
513 71, 02, 42	111 = Micro								
	110 = Micro								
	101 = Exten				mode				
bit 6H	BODEN: Bro				nouc				
	1 = Brown-o				ed				
	0 = Brown-o	ut Detec	t circuitry i	s disabl	ed				
bits 3L:2L	WDTPS1:W				Select bi	ts			
	11 = WDT e 10 = WDT e								
	01 = WDT e								
	00 = WDT d	isabled,	16-bit over	rflow tim	er				
bits 1L:0L	FOSC1:FOS		cillator Sele	ect bits					
	11 = EC osc 10 = XT osc								
	01 = RC osc								
	00 = LF osc	llator							
Shaded bits (—)	Reserved								

REGISTER 17-1: CONFIGURATION WORDS

MULLW	Multiply I	Literal with \	WREG	MULV	VF	Multiply	WREG wi	th f	
Syntax:	[label]	MULLW k		Syntax	x:	[label]	MULWF	f	
Operands:	$0 \le k \le 25$	5		Opera	nds:	$0 \le f \le 2$	55		
Operation:	(k x WRE	$G) \rightarrow PROD$	H:PRODL	Opera	tion:	(WREG	$x f) \rightarrow PRC$	DH:P	RODL
Status Affected:	None			Status	Affected:	None			
Encoding:	1011	1100 kk	kk kkkk	Enco	ding:	0011	0100	ffff	ffff
Description:	out betwee and the 8-t result is pla register pa high byte. WREG is u None of the Note that n is possible	ed multiplicatio in the contents bit literal 'k'. Th aced in PRODH ir. PRODH con unchanged. e status flags a either overflow in this operatio ssible, but not	of WREG e 16-bit H:PRODL atains the are affected. v, nor carry on. A zero	Descr	iption:	out betwee and the r 16-bit res PRODH: PRODH Both WR None of t Note that is possible	ned multiplic een the contre- egister file lo ult is stored PRODL regis contains the EG and 'f' ar he status fla neither over e in this ope possible, but	ents of V ication ' in the ster pain high by e uncha gs are a flow, no ration.	WREG f'. The r. te. anged. affected. or carry A zero
Words:	1			Words	s:	1			
Cycles:	1			Cycle	s:	1			
Q Cycle Activity:				Q Cyc	le Activity:				
Q1	Q2	Q3	Q4		Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL		Decode	Read register 'f'	Proces Data	r F	Write registers PRODH: PRODL
<u>Example</u> :	MULLW	0xC4		Exam	ple:	MULWF	REG		
Before Instr WREG PRODH PRODL After Instruc WREG PRODH PRODL	$ \begin{array}{rcl} = & 0; \\ = & ?; \\ = & ?; \\ ction \\ = & 0; \\ I & = & 0; \\ $	kE2 kC4 kAD k08			Before Instr WREG REG PRODH PRODL After Instruct WREG REG PRODH PRODL	= = = ction = =	0xC4 0xB5 ? ? 0xC4 0xB5 0x8A 0x94		







			Standard Op Operating ter			(unles	s otherwise stated)
DC CHAF	RACTER		Operating vo	Itage VDD	-40°C -40°C 0°C range as o	\leq TA \leq \leq TA \leq	+125°C for extended +85°C for industrial +70°C for commercial d in Section 20.1
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Input Leakage Current (Notes 2, 3)					
D060	lι∟	I/O ports (except RA2, RA3)	_	_	±1	μΑ	Vss ≤ VPIN ≤ VDD, I/O Pin (in digital mode) at hi-impedance PORTB weak pull-ups disabled
D061		MCLR, TEST	-	_	±2	μΑ	VPIN = Vss or VPIN = VDD
D062		RA2, RA3			±2	μΑ	$Vss \leq VRA2, \ VRA3 \leq 12V$
D063		OSC1 (EC, RC modes)	-	_	±1	μΑ	$V\text{ss} \leq V\text{PIN} \leq V\text{DD}$
D063B		OSC1 (XT, LF modes)	-	_	VPIN	μΑ	$R{\sf F} \geq 1~M\Omega$
D064		MCLR, TEST	_	_	25	μΑ	VMCLR = VPP = 12V (when not programming)
D070	IPURB	PORTB Weak Pull-up Current	85	130	260	μΑ	$\begin{array}{l} VPIN=VSS, \ \overline{RBPU}=0\\ 4.5V\leqVDD\leq5.5V \end{array}$
		Output Low Voltage					
D080	Vol	I/O ports					IOL = VDD/1.250 mA
			-	-	0.1Vdd	V	$4.5V \leq V\text{DD} \leq 5.5V$
D004			-	-	0.1VDD	V	VDD = 3.0V
D081		with TTL buffer	_	_	0.4	V	IOL = 6 mA, VDD = 4.5V (Note 6)
D082		RA2 and RA3	-	_	3.0	V V	IOL = 60.0 mA, VDD = 5.5 V
D083		OSC2/CLKOUT	_	_	0.6 0.4	v V	IOL = 60.0 mA, VDD = 4.5V IOL = 1 mA, VDD = 4.5V
D083 D084		(RC and EC osc modes)	_	_	0.4 0.1Vdd	V V	IOL = 1 IIIA, VDD = 4.5V IOL = VDD/5 mA (PIC17LC7XX only)
		Output High Voltage (Note 3)					
D090	Vон	I/O ports (except RA2 and RA3)	0.9Vdd	_	_	V	$\begin{array}{l} \text{IOH} = -\text{VDD}/2.5 \text{ mA} \\ 4.5\text{V} \leq \text{VDD} \leq 5.5\text{V} \end{array}$
			0.9Vdd	-	-	V	V DD = 3.0 V
D091		with TTL buffer	2.4	-	_	V	IOH = -6.0 mA, VDD = 4.5V (Note 6)
D093		OSC2/CLKOUT	2.4	_	-	V	IOH = -5 mA, VDD = 4.5 V
D094		(RC and EC osc modes)	0.9Vdd	_	_	V	IOH = -VDD/5 mA (PIC17LC7XX only)

Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17C7XX Programming Specifications (Literature number DS TBD).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

PIC17C7XX

FIGURE 20-21: USART ASYNCHRONOUS MODE START BIT DETECT




TABLE 20-16: USART ASYNCHRONOUS MODE START BIT DETECT REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур	Max	Unit s	Conditions
120A	TdtL2ckH	Time to ensure that the RX pin is sar	mpled low		_	TCY	ns	
121A	TdtRF	Data rise time and fall time	Receive	_	—	(Note 1)	ns	
			Transmit	_	_	40	ns	
123A	TckH2bckL	Time from RX pin sampled low to firs of x16 clock	t rising edge	_	_	Тсү	ns	

Note 1: Schmitt trigger will determine logic level.

FIGURE 20-22: USART ASYNCHRONOUS RECEIVE SAMPLING WAVEFORM




TABLE 20-17: USART ASYNCHRONOUS RECEIVE SAMPLING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур	Max	Unit s	Conditions
125A	TdtL2ckH	Setup time of RX pin to first data sampled	TCY	—		ns	
126A	TdtL2ckH	Hold time of RX pin from last data sam- pled	Тсү			ns	

INDEX

Α
A/D
Accuracy/Error 189
ADCON0 Register179
ADCON1 Register
ADIF bit
Analog Input Model Block Diagram
Analog-to-Digital Converter
Block Diagram
Configuring Analog Port Pins
Configuring the Interrupt
Configuring the Module
Connection Considerations
Conversion Clock
Converter Characteristics
Delays
Effects of a RESET
Equations
Flow Chart of A/D Operation
GO/DONE bit
Internal Sampling Switch (Rss) Impedence
Operation During SLEEP 188
Sampling Requirements
Sampling Time
Source Impedence
Time Delays
Transfer Function
A/D Interrupt
A/D Interrupt Flag bit, ADIF
A/D Module Interrupt Enable, ADIE
ACK
Acknowledge Data bit, AKD136
Acknowledge Data bit, AKD
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADDLW202
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADLW202ADDLW202ADDWF202ADDWFC203ADIE36
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADLW202ADDLW202ADDWF202ADDWFC203ADIE36ADIF38
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADLW202ADDLW202ADDWF202ADDWF203ADIE36ADIF38ADRES Register179
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADLW202ADDLW202ADDWF202ADDWFC203ADIE36ADIF38
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADLW202ADDLW202ADDWF202ADDWF203ADIE36ADIF38ADRES Register179
Acknowledge Data bit, AKD. 136 Acknowledge Pulse. 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADDWF 202 ADWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49
Acknowledge Data bit, AKD. 136 Acknowledge Pulse. 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADDWF 202 ADWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESL 49
Acknowledge Data bit, AKD. 136 Acknowledge Pulse. 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWF 202 ADWF 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKD 136
Acknowledge Data bit, AKD. 136 Acknowledge Pulse. 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESL 49 AKD 136 AKE 136
Acknowledge Data bit, AKD. 136 Acknowledge Pulse. 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWF 202 ADWF 202 ADWF 202 ADIE 36 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKE 136 ALU 11 ALUSTA 198
Acknowledge Data bit, AKD. 136 Acknowledge Pulse. 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWF 202 ADWF 202 ADWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKS 136 AKS 136 ALU 11 ALUSTA 198 ALUSTA Register 51
Acknowledge Data bit, AKD. 136 Acknowledge Pulse. 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKE 136 AKD 136 AKE 136 AKB 136 AKE 136 ALU 11 ALUSTA Register 51 ANDLW 203
Acknowledge Data bit, AKD 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADDLW 202 ADDWF 202 ADDWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKE 136 AKS 136 ALUSTA 198 ALUSTA Register 51 ANDLW 203 ANDWF 204
Acknowledge Data bit, AKD 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADDWF 202 ADWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKS 136 AKS 136 AUU 11 ALUSTA 198 ALUSTA Register 51 ANDLW 203 ANDWF 204 Application Note AN552, 'Implementing Wake-up 204
Acknowledge Data bit, AKD 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADDWF 202 ADDWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKE 136 AKE 136 AKS 136 AU 11 ALUSTA 198 ALUSTA Register 51 ANDLW 203 ANDWF 204 Application Note AN552, 'Implementing Wake-up 74
Acknowledge Data bit, AKD 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADDLW 202 ADDWF 202 ADDWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKE 136 AKS 136 ADRESH 49 ALU 136 AKS 136 ALU 11 ALUSTA 198 ALUSTA Register 51 ANDUW 203 ANDWF 204 Application Note AN552, 'Implementing Wake-up 74 Application Note AN578, "Use of the SSP Module 74
Acknowledge Data bit, AKD 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADDLW 202 ADDWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKS 136 AKS 136 AKS 136 AKS 136 ADRESI 49 AKD 136 AKS 136 AUU 11 ALUSTA 198 ALUSTA Register 51 ANDLW 203 ANDWF 204 Application Note AN552, 'Implementing Wake-up on Keystroke.' 74 Application Note AN578, "Use of the SSP Module in the I ² C Multi-Master Environment."
Acknowledge Data bit, AKD. 136 Acknowledge Pulse. 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0. 49 ADCON1 49 ADDLW 202 ADDWF. 202 ADDWFC 203 ADIE 36 ADIF. 38 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKE 136 AKE 136 AKD 136 AKS 136 AKE 136 AKE 136 AKE 136 AKS 136 AKS 136 AKS 136 AKS 136 AKE 138 ALUSTA Register 51 ANDWF 203 ANDWF 204 Application Note AN552, 'Implementing Wake-up 74 Application Note AN578, "Use of the SSP Module 143
Acknowledge Data bit, AKD. 136 Acknowledge Pulse. 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0. 49 ADCON1 49 ADDLW 202 ADDWF 202 ADDWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKE 136 AKS 136 ALUSTA Register 51 AND
Acknowledge Data bit, AKD 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADDLW 202 ADDWF 202 ADDWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKS 136 ALUSTA 198 ALUSTA Register 51 ANDWF 204 Application Note AN552, 'Implementing Wake-up 74 Application Note AN578, "Use of the SSP Module 143 Assembler 233 MPASM Assembler 233 Asynchronous Master Transmission 123 <
Acknowledge Data bit, AKD. 136 Acknowledge Pulse. 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0. 49 ADCON1 49 ADDLW 202 ADDWF. 202 ADDWFC 203 ADIE 36 ADIF. 38 ADRES Register 179 ADRESH 49 AKE 136 AKS 136 AKE 136 AKS 136 ALUSTA Register 51 A

в

Bank Select Register (BSR) 57
Banking 46, 57
Baud Rate Formula 120
Baud Rate Generator 153
Baud Rate Generator (BRG) 120
Baud Rates
Asynchronous Mode 122
Synchronous Mode 121
BCF
BCLIE
BCLIF
BF 134, 144, 159, 162
Bit Manipulation 198
Block Diagrams
A/D 181
Analog Input Model 184
Baud Rate Generator 153
BSR Operation57
External Brown-out Protection Circuit (Case1)
External Power-on Reset Circuit
External Program Memory Connection
I ² C Master Mode 151
I ² C Module143
Indirect Addressing 54
On-chip Reset Circuit 23
PORTD
PORTE 82, 90, 91
Program Counter Operation 56
PWM
RA0 and RA172
RA2
RA3
RA4 and RA573
RB3:RB2 Port Pins
RB7:RB4 and RB1:RB0 Port Pins74
RC7:RC0 Port Pins
SSP (I ² C Mode)
SSP (SPI Mode)
SSP Module (I ² C Master Mode)
SSP Module (I ² C Slave Mode)
SSP Module (SPI Mode) 133
Timer3 with One Capture and One Period Register. 110
TMR1 and TMR2 in 16-bit Timer/Counter Mode 105 TMR1 and TMR2 in Two 8-bit Timer/Counter Mode 104
TMR3 with Two Capture Registers
Using CALL, GOTO
BODEN
BODEN
BRG 120, 153
Brown-out Protection
Brown-out Reset (BOR)
BSE 205
BSR
BSR Operation
BSR Operation
BTFSC
BTFSS
Brg
Buffer Full Status bit, BF
Bus Arbitration
Bug / a bla duon 170
Bus Collision
Bus Collision Section

CALL	
CLRF	
CLRWDT	
COMF	
CPFSEQ	
CPFSGT	
CPFSLT	
DAW	
DECF	
DECFSNZ	
DECFSZ GOTO	
INCF	
INCESNZ	
INCFSZ	
IORLW	
IORWF	
LCALL	
MOVFP	
MOVLB	
MOVLR	
MOVLW	
MOVPF	
MOVWF	218
MULLW	219
MULWF	219
NEGW	
NOP	
RETFIE	
RETLW	
RETURN	
RLCF	
RLNCF	
RRCF RRNCF	
SETF	
SLEEP	
SUBI W	225
SUBLW SUBWF	
SUBLW SUBWF SUBWFB	
SUBWF	
SUBWF SUBWFB	226 226 227
SUBWF SUBWFB SWAPF	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD	
SUBWF SUBWFB SWAPF TABLRD TABLWT	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLRD TLWT TSTFSZ	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLRD TLWT TSTFSZ XORLW	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLRD TLWT TSTFSZ XORLW XORWF	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLWT TSTFSZ XORLW XORWF Instruction Set Summary	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLRT TSTFSZ XORLW XORWF Instruction Set Summary Instructions	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLWT TSTFSZ XORLW XORWF Instruction Set Summary Instructions TABLRD	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLWT TSTFSZ XORLW XORWF Instruction Set Summary Instructions TABLRD TLRD	
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLRD TSTFSZ XORLW XORWF Instruction Set Summary Instructions TABLRD TLRD INSTRUCTIONS TABLRD TLRD	
SUBWFSUBWFBSUBWFBSWAPFTABLRDTABLWTTLRDTLRDTLRTSTFSZSORLWSORWFS	226 227 227, 228 228, 229 228 229 230 230 231 231 231 197
SUBWFSUBWFBSUBWFBSUBWFBSWAPFSWAPFSWAPFSWAPFSWAPTSTABLWTSTFSZSSTFSZSSTFSZSSTFSZSSTRUCTION Set SummarySSTRUCTIONS TABLRDSTRUCTIONS TABLRDSTRUCTUPUS STRUCTUPUS STRUCTU	226 227 227, 228 228, 229 229 230 230 231 231 197
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLWT TSTFSZ XORLW XORWF Instruction Set Summary Instructions TABLRD TLRD INT Pin INTE INTEDG Inter-Integrated Circuit (I ² C)	226 227 227, 228 228, 229 228 230 230 231 231 231 197
SUBWFSUBWFBSUBWFBSWAPFSWAPFSWAPFSWAPFSWAPFSWAPTSTABLWTSTFSZSSTFSZSSTFSZSSTFSZSSTFSZSSTRUCTION Set SummarySSTFSZSSTRUCTIONSSTABLRDSTRUCTIONSSTABLRDSTLRDSTTEDGSSTABLRDSSTEDGSSTABLARD	226 227 227, 228 228, 229 229 230 230 231 231 197
SUBWFSUBWFBSUBWFBSUBWFBSWAPFSWAPFTABLRDTABLWTTLRDTLRDTLWTSTFSZSORLWSORWFSO	226 227 227, 228 228, 229 230 230 231 231 231 197
SUBWFSUBWFBSUBWFBSWAPFSWAPFSWAPFSWAPFSWAPFSWAPTSTABLWTSTFSZSSTFSZSSTFSZSSTFSZSSTFSZSSTRUCTION Set SummarySSTFSZSSTRUCTIONSSTABLRDSTRUCTIONSSTABLRDSTLRDSTTEDGSSTABLRDSSTEDGSSTABLARD	226 227 227, 228 228, 229 230 230 231 231 231 197
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLWT TSTFSZ XORUW XORWF Instruction Set Summary Instructions TABLRD TLRD INT Pin INTE INTEDG Inter-Integrated Circuit (I ² C) Interrupt on Change Feature Interrupt Status Register (INTSTA)	226 227 227, 228 228, 229 230 230 231 231 231 197
SUBWFSUBWFBSUBWFBSUBWFBSWAPFTABLRDTABLWTTLRDTLRDTLRTSTFSZSORLWSORWFSO	226 227 227, 228 228, 229 230 230 231 231 231 197
SUBWF SUBWFB SWAPF TABLRD TABLWT TLRD TLWT TSTFSZ XORUW XORWF Instruction Set Summary Instructions TABLRD TLRD INT Pin INTE INTEDG Inter-Integrated Circuit (I ² C) Interrupt on Change Feature Interrupt Status Register (INTSTA) Interrupts A/D Interrupt	226 227 227, 228 228, 229 230 230 230 231 231 231 197
SUBWFSUBWFBSUBWFBSUBWFBSWAPFTABLRDTABLRDTABLWTTIRDTLWTTSTFSZSORLWSORWFSURTUCTION Set SummaryInstructions TABLRDTLR	226 227 227, 228 228, 229 230 230 231 231 231 197
SUBWFSUBWFBSUBWFBSUBWFBSWAPFTABLRDTABLRDTABLWTTIRDTLWTTSTFSZSORLWSORWFSO	226 227 227, 228 228, 229 230 230 231 231 231 197

Capture4 Interrupt 38
Context Saving 39
Flag bits
TMR1IE
TMR1IF
TMR2IE
TMR2IF
TMR3IE
TMR3IF
Global Interrupt Disable 39
Interrupts
Logic
Operation
Peripheral Interrupt Enable
Peripheral Interrupt Request
PIE2 Register
PIR1 Register
PIR2 Register
PORTB Interrupt on Change
PWM108
RA0/INT
Status Register
Synchronous Serial Port Interrupt
TOCKI Interrupt
Timing
5
TMR1 Overflow Interrupt
TMR2 Overflow Interrupt 37
TMR3 Overflow Interrupt 37
USART1 Receive Interrupt 37
USART1 Transmit Interrupt 37
USART2 Receive Interrupt
Vectors
Peripheral Interrupt
Brogrom Momony Logations 42
Program Memory Locations
RA0/INT Interrupt 39
RA0/INT Interrupt
RA0/INT Interrupt39T0CKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORLW214
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L LCALL 54, 215 M M 54, 215
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K LCALL 54, 215 Maps Register File Map. 47
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K ICALL 54, 215 M Maps Register File Map 47 Memory 47
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K LCALL 54, 215 M Maps Register File Map 47 Memory External Interface External Interface 45
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps Register File Map 47 Memory External Interface External Memory Waveforms 45
RA0/INT Interrupt 39 T0CKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K LCALL 54, 215 M Maps Register File Map 47 Memory External Interface External Interface 45
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps Register File Map 47 Memory External Interface External Memory Waveforms 45
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps Register File Map 47 Memory External Interface External Memory Waveforms 45 Memory Map (Different Modes) 44
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps Register File Map 47 Memory External Interface 45 External Memory Waveforms 45 Memory Map (Different Modes) 44 Mode Memory Access 44 Organization 43
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU VS. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps Register File Map. 47 Memory External Interface External Memory Waveforms 45 Memory Map (Different Modes) 44 Mode Memory Access 44 Organization 43 Program Memory 43
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU vs. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L LCALL 54, 215 M Maps 8 Register File Map 47 Memory External Interface 45 External Memory Waveforms 45 Memory Map (Different Modes) 44 Mode Memory Access 44 Organization 43 Program Memory Map 43
RA0/INT Interrupt 39 TOCKI Interrupt 39 Vectors/Priorities 39 Wake-up from SLEEP 194 INTF 34 INTSTA Register 34 IORLW 214 IORWF 215 IRBPU vs. VDD 274 K K KeeLoq Evaluation and Programming Tools 236 L L LCALL 54, 215 M Maps Register File Map. 47 Memory External Interface External Memory Waveforms 45 Memory Map (Different Modes) 44 Mode Memory Access 44 Organization 43 Program Memory Map 43 Microcontroller 43
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORLW214IORWF215IRBPU vs. VDD274KKeeLoq Evaluation and Programming Tools236LLCALL54, 215MMapsRegister File Map47MemoryExternal Interface45External Memory Waveforms44Mode Memory Access44Organization43Program Memory43Program Memory Map43Microcontroller43
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORLW214IORWF215IRBPU vs. VDD274KKeeLoq Evaluation and Programming Tools236LLCALL54, 215MMapsRegister File Map47MemoryExternal Interface45External Memory Waveforms45Memory Map (Different Modes)44Mode Memory Access44Organization43Program Memory Map43Microcontroller43Minimizing Current Consumption195
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORUW214IORWF215IRBPU VS. VDD274KKKKMapsRegister File MapRegister File Map47MemoryExternal InterfaceExternal Interface45External Memory Waveforms44Mode Memory Access44Organization43Program Memory43Program Memory Map43Microcontroller43Microprocessor43Minimizing Current Consumption195MOVFP46, 216
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORUW214IORWF215IRBPU VS. VDD274KKKKMapsRegister File MapRegister File Map47MemoryExternal InterfaceExternal Memory Waveforms45External Memory Map (Different Modes)44Mode Memory Access44Organization43Program Memory Map43Microprocessor43Microprocessor43Minimizing Current Consumption195MOVFP46, 216Moving Data Between Data and Program Memories46
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORUW214IORWF215IRBPU VS. VDD274KKKKMapsRegister File MapRegister File Map47MemoryExternal InterfaceExternal Interface45External Memory Waveforms44Mode Memory Access44Organization43Program Memory43Program Memory Map43Microcontroller43Microprocessor43Minimizing Current Consumption195MOVFP46, 216
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORUW214IORWF215IRBPU VS. VDD274KKKKMapsRegister File MapRegister File Map47MemoryExternal InterfaceExternal Memory Waveforms45External Memory Map (Different Modes)44Mode Memory Access44Organization43Program Memory Map43Microprocessor43Microprocessor43Minimizing Current Consumption195MOVFP46, 216Moving Data Between Data and Program Memories46
RA0/INT Interrupt39TOCKI Interrupt39Vectors/Priorities39Wake-up from SLEEP194INTF34INTSTA Register34IORLW214IORWF215IRBPU VS. VDD274KKKK216LLLCALL54, 215MMapsRegister File MapRegister File Map47MemoryExternal InterfaceExternal Memory Waveforms45Memory Map (Different Modes)44Mode Memory Access44Organization43Program Memory Map43Microcontroller43Microprocessor43Minimizing Current Consumption195MOVFP46, 216MOVLB46, 216