



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	32KB (16K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	902 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.23x24.23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c756a-16i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 4-2:

CRYSTAL OR CERAMIC RESONATOR OPERATION (XT OR LF OSC CONFIGURATION)



TABLE 4-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2 ⁽¹⁾
LF	455 kHz 2.0 MHz	15 - 68 pF 10 - 33 pF
ХТ	4.0 MHz 8.0 MHz 16.0 MHz	22 - 68 pF 33 - 100 pF 33 - 100 pF

Higher capacitance increases the stability of the oscillator, but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

Note 1: These values include all board capacitances on this pin. Actual capacitor value depends on board capacitance.

Resonators Used:			
455 kHz	Panasonic EFO-A455K04B	± 0.3%	
2.0 MHz	Murata Erie CSA2.00MG	$\pm 0.5\%$	
4.0 MHz	Murata Erie CSA4.00MG	$\pm 0.5\%$	
8.0 MHz	Murata Erie CSA8.00MT	$\pm 0.5\%$	
16.0 MHz Murata Erie CSA16.00MX ± 0.59			
Resonators used did not have built-in capacitors.			

FIGURE 4-3:

CRYSTAL OPERATION, OVERTONE CRYSTALS (XT OSC

CONFIGURATION)



TABLE 4-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Freq	C1 ⁽²⁾	C2 ⁽²⁾
LF	32 kHz	100-150 pF	100-150 pF
	1 MHz	10-68 pF	10-68 pF
	2 MHz	10-68 pF	10-68 pF
XT	2 MHz	47-100 pF	47-100 pF
	4 MHz	15-68 pF	15-68 pF
	8 MHz	15-47 pF	15-47 pF
	16 MHz	15-47 pF	15-47 pF
	24 MHz ⁽¹⁾	15-47 pF	15-47 pF
	32 MHz ⁽¹⁾	10-47 pF	10-47 pF

Higher capacitance increases the stability of the oscillator, but also increases the start-up time and the oscillator current. These values are for design guidance only. Rs may be required in XT mode to avoid overdriving the crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values for external components.

- **Note 1:** Overtone crystals are used at 24 MHz and higher. The circuit in Figure 4-3 should be used to select the desired harmonic frequency.
 - 2: These values include all board capacitances on this pin. Actual capacitor value depends on board capacitance.

Crystals Used:			
32.768 kHz	Epson C-001R32.768K-A	\pm 20 PPM	
1.0 MHz	ECS-10-13-1	\pm 50 PPM	
2.0 MHz	ECS-20-20-1	\pm 50 PPM	
4.0 MHz	ECS-40-20-1	\pm 50 PPM	
8.0 MHz	ECS ECS-80-S-4 ECS-80-18-1	\pm 50 PPM	
16.0 MHz	ECS-160-20-1	\pm 50 PPM	
25 MHz	CTS CTS25M	\pm 50 PPM	
32 MHz	CRYSTEK HF-2	\pm 50 PPM	

4.1.4 EXTERNAL CLOCK OSCILLATOR

In the EC oscillator mode, the OSC1 input can be driven by CMOS drivers. In this mode, the OSC1/ CLKIN pin is hi-impedance and the OSC2/CLKOUT pin is the CLKOUT output (4 Tosc).





4.1.5 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used, or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with series resonance, or one with parallel resonance.

Figure 4-5 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 4-5:

EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT



Figure 4-6 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 Ω resistors provide the negative feedback to bias the inverters in their linear region.





7.2.2.1 ALU Status Register (ALUSTA)

The ALUSTA register contains the status bits of the Arithmetic and Logic Unit and the mode control bits for the indirect addressing register.

As with all the other registers, the ALUSTA register can be the destination for any instruction. If the ALUSTA register is the destination for an instruction that affects the Z, DC, C, or OV bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the ALUSTA register as destination may be different than intended.

For example, the CLRF ALUSTA, F instruction will clear the upper four bits and set the Z bit. This leaves the ALUSTA register as 0000u1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the ALUSTA register, because these instructions do not affect any status bits. To see how other instructions affect the status bits, see the "Instruction Set Summary."

Note 1: The C and DC bits operate as a borrow and			
digit borrow bit, respectively, in subtraction.			
See the SUBLW and SUBWF instructions for			
examples.			

2: The overflow bit will be set if the 2's complement result exceeds +127, or is less than -128.

The Arithmetic and Logic Unit (ALU) is capable of carrying out arithmetic or logical operations on two operands, or a single operand. All single operand instructions operate either on the WREG register, or the given file register. For two operand instructions, one of the operands is the WREG register and the other is either a file register, or an 8-bit immediate constant.

REGISTER 7-1: ALUSTA REGISTER (ADDRESS: 04h, UNBANKED)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-x	R/W-x	R/W-x	R/W-x
	FS3	FS2	FS1	FS0	OV	Z	DC	С
	bit 7							bit 0
bit 7-6	FS3:FS2: FSR1 Mode Select bits 00 = Post auto-decrement FSR1 value 01 = Post auto-increment FSR1 value 1x = FSR1 value does not change							
bit 5-4	FS1:FS0: FSR0 Mode Select bits 00 = Post auto-decrement FSR0 value 01 = Post auto-increment FSR0 value 1x = FSR0 value does not change							
bit 3	 OV: Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit7) to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred 							
bit 2	 Z: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero 							
bit 1	 DC: Digit carry/borrow bit For ADDWF and ADDLW instructions. 1 = A carry-out from the 4th low order bit of the result occurred 0 = No carry-out from the 4th low order bit of the result 							
	Note:	For borrow,	the polarity i	s reversed.				
bit 0	C: Carry/b	orrow bit						
	 For ADDWF and ADDLW instructions. Note that a subtraction is executed by adding the two's complement of the second operand. For rotate (RRCF, RLCF) instructions, this bit is loaded with either the high or low order bit of the source register. 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result 							
	Note: For borrow, the polarity is reversed.							
	Legend]		
	R = Reada	ble bit	W = W	ritable bit	U = Unin	nplemented bit,	read as '0'	,

'1' = Bit is set

- n = Value at POR Reset

x = Bit is unknown

'0' = Bit is cleared

7.2.2.3 TMR0 Status/Control Register (T0STA)

This register contains various control bits. Bit7 (INTEDG) is used to control the edge upon which a signal on the RA0/INT pin will set the RA0/INT interrupt flag. The other bits configure Timer0, it's prescaler and clock source.

REGISTER 7-3: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
INTEDG	TOSE	TOCS	T0PS3	T0PS2	T0PS1	T0PS0	—
bit 7							bit 0
INTEDG: RA0/INT Pin Interrunt Edge Select bit							

bit 7	INTEDG: RA0/INT Pin Interrupt Edge Select bit This bit selects the edge upon which the interrupt is detected. 1 = Rising edge of RA0/INT pin generates interrupt 0 = Falling edge of RA0/INT pin generates interrupt			
bit 6	TOSE : Timer0 External Clock Input Edge Select bit This bit selects the edge upon which TMR0 will increment.			
	<u>When T0CS = 0</u> 1 = Rising edge 0 = Falling edge	<u>(External Clock)</u> : of RA1/T0CKI pin increments TMR0 and/or sets the T0CKIF bit of RA1/T0CKI pin increments TMR0 and/or sets a T0CKIF bit		
	<u>When T0CS = 1</u> Don't care	(Internal Clock):		
bit 5	TOCS : Timer0 Clock Source Select bit This bit selects the clock source for Timer0. 1 = Internal instruction clock cycle (TCY) 0 = External clock input on the T0CKI pin			
bit 4-1	T0PS3:T0PS0 : Timer0 Prescale Selection bits These bits select the prescale value for Timer0.			
	T0PS3:T0PS0	Prescale Value		
	0000 0001 0010 0011 0100 0101 0110 0111 1xxx	1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256		

bit 0

Unimplemented: Read as '0'

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
- n = Value at POR Reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

9.0 HARDWARE MULTIPLIER

All PIC17C7XX devices have an 8 x 8 hardware multiplier included in the ALU of the device. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit Product register (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 9-1 shows a performance comparison between PIC17CXXX devices using the single cycle hardware multiply and performing the same function without the hardware multiply.

Example 9-1 shows the sequence to do an 8×8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 9-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 9-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVFP	ARG1, WREG	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

EXAMPLE 9-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVFP	ARG1, WREG	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; - ARG1
MOVFP	ARG2, WREG	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG2

		Program	rogram Cvcles		Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 33 MHz	@ 16 MHz	@ 8 MHz		
8 x 8 unsigned	Without hardware multiply	13	69	8.364 μs	17.25 μs	34.50 μs		
	Hardware multiply	1	1	0.121 μs	0.25 μs	0.50 μs		
8 x 8 signed	Without hardware multiply	—		—	—	_		
	Hardware multiply	6	6	0.727 μs	1.50 μs	3.0 μs		
16 x 16 unsigned	Without hardware multiply	21	242	29.333 μs	60.50 μs	121.0 μs		
	Hardware multiply	24	24	2.91 μs	6.0 μs	12.0 μs		
16 x 16 signed	Without hardware multiply	52	254	30.788 μs	63.50 μs	127.0 μs		
	Hardware multiply	36	36	4.36 μs	9.0 μs	18.0 μs		

TABLE 9-1: PERFORMANCE COMPARISON

13.1.3.3 External Clock Source

The PWMs will operate, regardless of the clock source of the timer. The use of an external clock has ramifications that must be understood. Because the external TCLK12 input is synchronized internally (sampled once per instruction cycle), the time TCLK12 changes to the time the timer increments, will vary by as much as 1TcY (one instruction cycle). This will cause jitter in the duty cycle as well as the period of the PWM output.

This jitter will be \pm 1TCY, unless the external clock is synchronized with the processor clock. Use of one of the PWM outputs as the clock source to the TCLK12 input, will supply a synchronized clock.

In general, when using an external clock source for PWM, its frequency should be much less than the device frequency (Fosc).

13.1.3.4 Maximum Resolution/Frequency for External Clock Input

The use of an external clock for the PWM time base (Timer1 or Timer2) limits the PWM output to a maximum resolution of 8-bits. The PWxDCL<7:6> bits must be kept cleared. Use of any other value will distort the PWM output. All resolutions are supported when internal clock mode is selected. The maximum attainable frequency is also lower. This is a result of the timing requirements of an external clock input for a timer (see the Electrical Specification section). The maximum PWM frequency, when the timers clock source is the RB4/TCLK12 pin, is shown in Table 13-4 (Standard Resolution mode).

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
16h, Bank 7	TCON3		CA4OVF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000
10h, Bank 2	TMR1	Timer1's F	Register				•		•	XXXX XXXX	uuuu uuuu
11h, Bank 2	TMR2	Timer2's F	Register							xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	—	STKAV	GLINTD	TO	PD	POR	BOR	11 11qq	11 qquu
14h, Bank 2	PR1	Timer1 Pe	eriod Registe	r						xxxx xxxx	uuuu uuuu
15h, Bank 2	PR2	Timer2 Pe	eriod Registe	r						xxxx xxxx	uuuu uuuu
10h, Bank 3	PW1DCL	DC1	DC0						—	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	—	—	—	—	—	xx0	uu0
10h, Bank 7	PW3DCL	DC1	DC0	TM2PW3	_	—	—	—	—	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	XXXX XXXX	uuuu uuuu
11h, Bank 7	PW3DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	XXXX XXXX	uuuu uuuu

TABLE 13-5: REGISTERS/BITS ASSOCIATED WITH PWM

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on conditions.

Shaded cells are not used by PWM Module.

BAUD	Fosc	= 33 MHz	SPBRG	Fosc = 25 N	lHz	SPBRG	FOSC = 2	0 MHz	SPBRG	Fosc = 1	6 MHz	SPBRG
RATE (K)	KBAL	JD %ERROR	VALUE (DECIMAL)	KBAUD %	ERROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)
0.3	NA	. —	_	NA	_	_	NA	_	_	NA	_	_
1.2	NA	. —	—	NA	_	—	NA	_	—	NA	—	_
2.4	NA	. —	—	NA	—	—	NA	—	—	NA	—	_
9.6	NA	. —	_	NA	_	_	NA	_	_	NA	_	_
19.2	NA	. —	—	NA	—	—	19.53	+1.73	255	19.23	+0.16	207
76.8	77.1	0 +0.39	106	77.16	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	95.9	-0.07	85	96.15	+0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	294.6	64 -1.79	27	297.62	-0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	485.2	29 -2.94	16	480.77	-3.85	12	500	0	9	500	0	7
HIGH	825	0 —	0	6250	_	0	5000	_	0	4000	_	0
LOW	32.2	2 —	255	24.41	_	255	19.53	_	255	15.625	_	255
	ī	FOSC = 10 MHz	2	00000	Fosc	= 7.159 MHz		00000	Fosc = 5.	068 MHz		00000
RAT	JD FE			VALUE				VALUE				VALUE
(K)	KBAUD	%ERROR	(DECIMAL) KB	AUD %	ERROR	(DECIMAL)	KBAUE	D %E	RROR ((DECIMAL)
0.3	3	NA	_	_	-	NA	_	_	NA		_	-
1.2	2	NA	_	—	1	NA	—	_	NA		_	—
2.4	4	NA	—	—	1	NA	—	—	NA		_	—
9.6	6	9.766	+1.73	255	9.	622	+0.23	185	9.6		0	131
19.	2	19.23	+0.16	129	19	9.24	+0.23	92	19.2		0	65
76.	8	75.76	-1.36	32	7	7.82	+1.32	22	79.2	+	3.13	15
96	6	96.15	+0.16	25	94	4.20	-1.88	18	97.48	+	1.54	12
30	0	312.5	+4.17	7	29	98.3	-0.57	5	316.8	+	5.60	3
50	0	500	0	4	1	NA	_	_	NA		_	_
HIG	θH	2500	_	0	17	89.8	_	0	1267		_	0
LO	W	9.766	_	255	6.	991	_	255	4.950		_	255
		Eosc - 3 579 M	Hz		Fosc	= 1 MHz			FOSC = 3	2 768 kHz		
BAU	JD	1 000 - 0.010 M		SPBRG				SPBRG				SPBRG
KAI (K))	KBAUD	%ERROR	(DECIMAL) КВ	AUD %	ERROR	(DECIMAL)	KBAU	о %E	RROR ((DECIMAL)
0.3	3	NA	_	_	1	NA	_	_	0.303	+	1.14	26
1.2	2	NA	_	_	1.	202	+0.16	207	1.170	-:	2.48	6
2.4	4	NA	_	_	2.	404	+0.16	103	NA		_	_
9.6	6	9.622	+0.23	92	9.	615	+0.16	25	NA		_	_
19.	2	19.04	-0.83	46	19	9.24	+0.16	12	NA		_	_
76.	8	74.57	-2.90	11	83	3.34	+8.51	2	NA		_	_
96	6	99.43	_3.57	8	1	NA	_	_	NA		_	_

TABLE 14-4:	BAUD RATES FOR SYNCHRONOUS MODE
-------------	--

298.3

NA

894.9

3.496

-0.57

_

_

2

—

0

255

NA

NA

250

0.976

_

_

_

_

_

0

255

NA

NA

8.192

0.032

_

_

_

_

_

_

0

255

300

500

HIGH

LOW

14.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 14-2. The data comes in the RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at 16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG (if it is empty). If the transfer is complete, the interrupt bit, RCIF, is set. The actual interrupt can be enabled/ disabled by setting/clearing the RCIE bit. RCIF is a read only bit which is cleared by the hardware. It is cleared when RCREG has been read and is empty. RCREG is a double buffered register (i.e., it is a twodeep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR. On detection of the STOP bit of the third byte, if the RCREG is still full, then the overrun error bit, OERR (RCSTA<1>) will be set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software which is done by reset-

FIGURE 14-5: RX PIN SAMPLING SCHEME



Note: The FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received data. Therefore, it is essential for the user to read the RCSTA register before reading RCREG, in order not to lose the old FERR and RX9D information.

14.2.3 SAMPLING

The data on the RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX/DT pin. The sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 14-5).

The x16 clock is a free running clock and the three sample points occur at a frequency of every 16 falling edges.



FIGURE 14-6: START BIT DETECT



15.2.9 I²C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the START condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the START condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the baud rate generator is suspended, leaving the SDA line held low and the START condition is complete.

Note: If at the beginning of START condition, the SDA and SCL pins are already sampled low, or if during the START condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs. The Bus Collision Interrupt Flag (BCLIF) is set, the START condition is aborted and the I²C module is reset into its IDLE state.

FIGURE 15-20: FIRST START BIT TIMING



If the user writes the SSPBUF when a START sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.



15.2.12 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note:	The SSP Module must be in an IDLE			
	STATE before the RCEN bit is set, or the			
	RCEN bit will be disregarded.			

The baud rate generator begins counting and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag is set, the SSPIF is set and the baud rate generator is suspended from counting, holding SCL low. The SSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag is automatically cleared. The user can then send an acknowledge bit at the end of reception, by setting the acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

15.2.12.1 BF Status Flag

In receive operation, BF is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when SSPBUF is read.

15.2.12.2 SSPOV Status Flag

In receive operation, SSPOV is set when 8 bits are received into the SSPSR, and the BF flag is already set from a previous reception.

15.2.12.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

15.2.13 ACKNOWLEDGE SEQUENCE TIMING

An acknowledge sequence is enabled by setting the acknowledge sequence enable bit, ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the acknowledge data bit is presented on the SDA pin. If the user wishes to generate an acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an acknowledge sequence. The baud rate generator then counts for one rollover period (TBRG), and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off and the SSP module then goes into IDLE mode (Figure 15-29).

15.2.13.1 WCOL Status Flag

If the user writes the SSPBUF when an acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 15-29: ACKNOWLEDGE SEQUENCE WAVEFORM



SEQ	Compare skip if f =	Compare f with WREG, skip if f = WREG						
ax:	[label] C	[label] CPFSEQ f						
rands:	$0 \le f \le 255$	5						
ration:	(f) – (WRE skip if (f) = (unsigned	(f) – (WREG), skip if (f) = (WREG) (unsigned comparison)						
us Affected:	None							
oding:	0011	0001 ffi	ff ffff					
cription:	Compares t location 'f' to performing If 'f' = WRE0 tion is disca instead, ma instruction.	Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If 'f' = WREG, then the fetched instruc- tion is discarded and a NOP is executed instead, making this a two-cycle instruction.						
ds:	1	1						
es:	1 (2)	1 (2)						
cle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read register 'f'	Process Data	No operation					
p:								
Q1	Q2	Q3	Q4					
No operation	No operation	No operation	No operation					
nple:	HERE (NEQUAL : EQUAL :	HERE CPFSEQ REG NEQUAL : EQUAL :						
Before Instruction PC Address = HERE WREG = ? REG = ? After Instruction If REG = WREG; PC = Address (EQUAL)								
	SEQ ax: rands: ration: us Affected: oding: cription: ds: es: /cle Activity: Q1 Decode p: Q1 Decode p: Q1 No operation mple: Before Instruct // PC Addre WREG REG After Instruct If REG PC	Compare skip if f =SEQskip if f =ax: $[label]$ Crands: $0 \le f \le 255$ ration: $(f) - (WRE)$ skip if (f) =(unsigned)us Affected:Noneoding: 0011 cription:Comparest tolocation 'f' toperforming inf'f' = WRE0tion is discainstruction.If 'f' = WRE0total discasionstead, mainstruction.ds:1es:1 (2)//cle Activity:Q1Q1Q2DecodeRead register 'f'p:Q1Q1Q2NoNo operationmple:HERE EQUALBefore Instruction PC Address = HE WREG = ? REG = ?After Instruction If REG = WF PC = Address	Compare f with WREGSEQskip if f = WREGax: $[label]$ CPFSEQ frands: $0 \le f \le 255$ ration: $(f) - (WREG)$, skip if $(f) = (WREG)$ (unsigned comparison)us Affected:Noneoding: 0011 0001 ff: $ff:$ 0001 ff: 0001 $ff:$ get: $1(2)$ $gf:$ get: </td					

CPFSGT	Compare skip if f >	f with W WREG	REG,					
Syntax:	[label] C	CPFSGT	f					
Operands:	$0 \le f \le 255$	5						
Operation:	(f) – (WRE skip if (f) > (unsigned	EG), > (WREG comparis) son)					
Status Affected:	None							
Encoding:	0011	0010	ffff	ffff				
Description:	Compares to location 'f' to by performi If the conte contents of instruction in executed in two-cycle ir	Compares the contents of data memory location 'f' to the contents of the WREG by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction						
Words:	1	1						
Cycles:	1 (2)	1 (2)						
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proces Data	is op	No peration				
lf skip:								
Q1	Q2	Q3		Q4				
No operation	No operation	No operatio	on op	No peration				
Example: HERE CPFSGT REG NGREATER : GREATER :								
Before Instruction PC = Address (HERE) WREG = ?								

=	WREG;
=	Address (EQUAL)
≠	WREG;
=	Address (NEQUAL)
	= = ≠

If REG > WREG;

PC	=	Address	(GREATER)
If REG	£	WREG;	
PC	=	Address	(NGREATER)

MO\	/FP	Move f to	р			MOVLB		
Synt	ax:	[<i>label</i>] N	Syntax:					
Ope	rands:	$0 \le f \le 25$	$0 \le f \le 255$					
		$0 \le p \le 31$				Operation:		
Ope	ration:	$(f) \to (p)$				Status Affe		
Statu	us Affected:	None				Encoding:		
Enco	oding:	011p	pppp f	fff	ffff	Descriptior		
Deso	cription:	Move data to data me can be any space (00h to 1Fh.	from data m mory locatio where in the to FFh), wh	emory n 'p'. L 256 b ile 'p' c	location 'f' .ocation 'f' yte data an be 00h			
		Either 'p' or special situ	r 'f' can be V ation).	/REG ((a useful,	Words:		
MOVFP is particularly useful for transfer- ring a data memory location to a periph- eral register (such as the transmit buffer or an I/O port). Both 'f' and 'p' can be indirectly addressed.						Cycles: Q Cycle Ac Q Dec		
Wor	ds:	1						
Cycl	es:	1						
QC	ycle Activity:					Example:		
	Q1	Q2	Q3		Q4	Before		
	Decode	Read register 'f'	Process Data	re	Write gister 'p'	B: After I		

Example:	MOVFP	REG1,	REG2
Before Instruc REG1 REG2	tion = =	0x33, 0x11	
After Instruction	n		
REG1	=	0x33,	
REG2	=	0x33	

Move Literal to low nibble in BSR [label] MOVLB k $0 \leq k \leq 15$ $k \rightarrow (BSR<3:0>)$ ected: None 1011 1000 uuuu kkkk The four-bit literal 'k' is loaded in the ı: Bank Select Register (BSR). Only the low 4-bits of the Bank Select Register are affected. The upper half of the BSR is unchanged. The assembler will encode the "u" fields as '0'. 1 1 ctivity: 1 Q2 Q3 Q4 Write literal ode Read Process literal 'k' Data 'k' to BSR<3:0> MOVLB 5

Before Instruction BSR register	n =	0x22
After Instruction BSR register	=	0x25 (Bank 5)

NEG	W	Negate W	1		
Synt	ax:	[<i>label</i>] N	IEGW	f,s	
Ope	rands:	$0 \le f \le 25s$ s $\in [0,1]$	5		
Ope	ration:	WREG + WREG +	$1 \rightarrow (f);$ $1 \rightarrow s$		
Statu	us Affected:	OV, C, D0	C, Z		
Enco	oding:	0010	110s	ffff	ffff
Deso	cription:	WREG is n ment. If 's' WREG and 's' is 1, the memory loo	legated u is 0, the r d data me result is cation 'f'.	sing two's result is pla emory loca placed onl	comple- aced in tion 'f'. If y in data
Wor	ds:	1			
Cycl	es:	1			
QC	cle Activity:				
	Q1	Q2	Q	3	Q4
	Decode	Read register 'f'	Proce Dat	ess a re ar sp r	Write gister 'f' nd other pecified egister
<u>Exar</u>	<u>nple</u> :	NEGW F	REG,0		
	Before Instru WREG	iction = 0011 :	1010 [0x :	3A],	

NOF)	No Opera	No Operation					
Synt	ax:	[label]	NOP					
Ope	rands:	None						
Ope	ration:	No opera	tion					
Statu	us Affected:	None						
Enco	oding:	0000	0000	000	0	0000		
Desc	cription:	No operati	on.					
Wor	ds:	1						
Cycles:		1						
Q Cycle Activity:								
	Q1	Q2	Q3	3		Q4		
	Decode	No operation	No opera	i tion	op	No peration		

Example:

None.

WREG REG	= =	0011 1010	1010 [0x3A] , 1011 [0xAB]
After Instruct	ion		
WREG	=	1100	0110 [0xC6]
REG	=	1100	0110 [0xC6]

SUBW	/F	S	ubtra	ct	WREG from	n f
Syntax		[label]	5	SUBWF f,d	
Opera	nds:	0 d	≤ f ≤ 2 ∈ [0,2	25 1]	5	
Operat	tion:	(f) – (W	/) -	→ (dest)	
Status	Affected:	C	V, C,	D	C, Z	
Encod	ing:		0000		010d fff	f ffff
Descri	ption:	S C re re	ompler ompler esult is esult is	t W ne sto sto	/REG from rec nt method). If pred in WREG. ored back in re	jister 'f' (2's d' is 0, the If 'd' is 1, the egister 'f'.
Words	:	1				
Cycles	:	1				
Q Cycl	le Activity:					
_	Q1		Q2		Q3	Q4
	Decode	F reg	Read gister 'f	•	Process Data	Write to destination
Examp	<u>ble 1</u> :	S	UBWF		REG1, 1	
Be	efore Instru	ictior	า			
	REG1 WREG C	= = =	3 2 ?			
Af	ter Instruct REG1 WREG C Z	tion = = = =	1 2 1 0	; 1	result is positiv	'e
Examp	ole 2:					
Be	efore Instru REG1 WREG C	ictior = = =	ו 2 2 ?			
Af	ter Instruct REG1 WREG C Z	tion = = = =	0 2 1 1	; I	result is zero	
Examp	ole <u>3</u> :					
Be	efore Instru REG1 WREG C	ictior = = =	ו 1 2 ?			
Af	ter Instruct	tion				
	REG1 WREG C Z	= = =	FF 2 0 0	; I	result is negati	ve

SUB	WFB	Su Bo	btract prrow	WREG	from	n f wi	th
Synta	ax:	[<i>la</i>	abel] S	SUBWFE	3 f,o	ł	
Oper	ands:	0 ≤ d ∈	≤ f ≤ 25 ₌ [0,1]	5			
Oper	ation:	(f)	- (W) -	$-\overline{C} \rightarrow (c$	lest)		
Statu	s Affected:	O٧	/, C, D(C, Z			
Enco	ding:	0	0000	001d	fff	f	ffff
Desc	ription:	Sul (bo me sto sto	btract W prrow) fr nt meth red in W red bac	/REG and om regist iod). If 'd' /REG. If ' k in regis	d the er 'f' is 0, d' is 1 ter 'f'.	carry (2's co the re , the i	flag omple- sult is result is
Word	ls:	1					
Cycle	es:	1					
Q Cy	cle Activity:						
-	Q1	C	2	Q3		(Q4
	Decode	Re	ead	Proce	SS	W	rite to
		regis		Dala	I	uesi	Ination
<u>Exan</u>	<u>nple 1</u> :	SUI	BWFB	REG1, 1	L		
Exan E	Before Instruct REG1 WREG C After Instruct REG1 WREG C Z Before Instruct REG1 WREG C After Instruct REG1 WREG C	iction = () = () icion = iction = iction = iction = iction = iction = iction = = () = () = () = () = () = () = () = () = () = ()	Dx19 Dx0D 1 Dx0C Dx0D 1 Dx0D 1 Dx1B Dx1A Dx1B Dx1A Dx1B Dx1B Dx10 1	(0001 (0000 (0000) ; result EEG1, 0 (0001 (0001 (0001 ; result	1001 110 101 110 is po 101 101 101 is ze	1) 1) 1) sitive 1) 0) 1)	
	Z	= ´	1				
<u>Exan</u>	nple3:	SUBI	WFB R	EG1,1			
E	Before Instru REG1 WREG C	iction = (= (= ^	0x03 0x0E 1	(0000 (0000	0013	1) 1)	
ŀ	REG1 WREG C Z	non = (= (= (= (0xF5 0x0E 0	(1111 (0000 ; result	010 110 is ne	0) [2's 1) egative	e comp]

			Standard	Operati	ng Cond	itions (u	Inless otherwise stated)
PIC17LC7XX	-08		Operating	g tempera	ature		
(Commerci	al, Industria	l)			-4	$0^{\circ}C \leq T$	$A \leq +85^{\circ}C$ for industrial and
					0°	°C ≤ T/	$A \leq +70^{\circ}C$ for commercial
PIC17C7XX-1	16		Standard	Operati	ng Cond	itions (u	nless otherwise stated)
(Commerci	al. Industria	I. Extended)	Operating	g tempera	ature		
PIC17C7XX-3	33	.,,			-4	$0^{\circ}C \le TA$	\leq +125°C for extended
(Commerci	al, Industria	I, Extended)			-4	$0^{\circ}C \leq 1/2^{\circ}C < T/2^{\circ}$	$A \le +85^{\circ}C$ for industrial
Derem	C	Characteristic	Mire	Treat	Max	$C \ge 1/$	
Param.	Sym	Characteristic	IVIIN	турт	wax	Units	Conditions
D010	חח	Supply Current (Note 2))				
DOTO			.) 	2	6	m۸	$E_{000} = 4 \text{ MHz} (\text{Note } 4)$
D010				3	0	mA	
D010				3	6	mA	
D011		PIC1/LC/XX	_	5	10	mA	FOSC = 8 MHz
D011		PIC17C7XX	-	5	10	mA	Fosc = 8 MHz
D012			—	9	18	mA	FOSC = 16 MHz
D014		PIC17LC7XX	—	85	150	μA	Fosc = 32 kHz,
_							(EC osc configuration)
D015		PIC17C7XX	—	15	30	mA	Fosc = 33 MHz
D021	IPD	Power-down Current (N	Note 3)	-	-		
		PIC17LC7XX	—	<1	5	μA	VDD = 3.0V, WDT disabled
D021		PIC17C7XX	—	<1	20	μΑ	VDD = 5.5V, WDT disabled
(commercial,							
industrial)							
D021A			—	2	20	μA	VDD = 5.5V, WDT disabled
(extended)							
		Module Differential Cur	rrent				
D023	∆lbor	BOR circuitry	-	75	150	μA	VDD = 4.5V, BODEN
							enabled
D024	∆IWDT	Watchdog Timer	-	10	35	μA	VDD = 5.5V
D026	∆IAD	A/D converter	-	1	-	μA	VDD = 5.5V, A/D not
							converting

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT disabled.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD/(2 \bullet R)$.

For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL \bullet VDD) \bullet f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes Extended Microcontroller mode).

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula IR = VDD/2REXT (mA) with REXT in kOhm.
- **5:** This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device (-16) will operate correctly to this trip point.

			Operating ter	mperature	Jonunions	s (unies	s otherwise stated)
		ISTICS	1 5	•	-40°C	\leq TA \leq	+125°C for extended
	RACIER	131103			-40°C	\leq TA \leq	+85°C for industrial
					0°C	\leq TA \leq	+70°C for commercial
			Operating vo	Itage VDD	range as	describe	d in Section 20.1
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D150	Vod	Open Drain High Voltage	-	-	8.5	V	RA2 and RA3 pins only
							pulled up to externally applied voltage
		Capacitive Loading Specs on Output Pins					
D100	Cosc2	OSC2/CLKOUT pin	_	_	25	pF	In EC or RC osc modes, when OSC2 pin is outputting CLKOUT. External clock is used to drive OSC1.
D101	Сю	All I/O pins and OSC2 (in RC mode)	-	-	50	pF	
D102	CAD	System Interface Bus (PORTC, PORTD and PORTE)	_	-	50	pF	In Microprocessor or Extended Microcontroller mode
		Internal Program Memory Programming Specs (Note 4)					
D110	Vpp	Voltage on MCLR/VPP pin	12.75	-	13.25	V	(Note 5)
D111	Vddp	Supply voltage during programming	4.75	5.0	5.25	V	
D112	IPP	Current into MCLR/VPP pin	—	25	50	mA	
D113	IDDP	Supply current during programming	_	-	30	mA	
D114	Tprog	Programming pulse width	100	-	1000	ms	Terminated via internal/ external interrupt or a RESET

Standard Operating Conditions (unloss otherwise stated)

Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17C7XX Programming Specifications (Literature number DS TBD).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Note 1: When using the Table Write for internal programming, the device temperature must be less than 40°C.
 2: For In-Circuit Serial Programming (ICSP™), refer to the device programming specification.



FIGURE 21-21: TYPICAL, MAXIMUM AND MINIMUM VIN vs. VDD (TTL INPUT, -40°C to 125°C)





Serial Clock, SCK 137 Serial Clock, SCL 144 Serial Data Address, SDA 144 Serial Data Address, SDA 144 Serial Data Out, SDO 137 SETF 224 SFR 198 SFR As Source/Destination 198 Signed Math 11 Slave Select Synchronization 140 Slave Select SS 137 SLEEP 194, 225 SLEEP Mode, All Peripherals Disabled 273 SLEEP Mode, BOR Enabled 273 SMP 134 Software Simulator (MPLAB SIM) 234 SPBRG1 27, 49 SPE 136 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 137 Serial Data In 137 Serial Data In 137 Serial Data In 137 Serial Data In 137 SPI Mode 139
Serial Clock, SCL 144 Serial Data Address, SDA 144 Serial Data In, SDI 137 Serial Data Out, SDO 137 Serial Data Out, SDO 137 SETF 224 SFR 198 SFR (Special Function Registers) 43 SFR As Source/Destination 198 Signed Math 111 Slave Select Synchronization 140 Slave Select, SS 137 SLEEP 194, 225 SLEEP Mode, All Peripherals Disabled 273 SLEEP Mode, BOR Enabled 273 SPBRG 126, 130, 132 SPBRG1 27, 48 SPBRG2 27, 48 SPBRG2 27, 49 SPE 136 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Data Out 137 Serial Data Out 137 Serial Data Out 137 Serial Data Out 137 Serial Data Out 137
Serial Data Address, SDA
Serial Data In, SDI 137 Serial Data Out, SDO 137 SETF 224 SFR 198 SFR (Special Function Registers) 43 SFR As Source/Destination 198 Signed Math 11 Slave Select Synchronization 140 Slave Select Signed Math 111 Slave Select Signed Math 1140 Slave Select Signed Math 1137 SteEP 194, 225 SLEEP Mode, BOR Enabled 273 Share Simulator (MPLAB SIM) 234 SpBRG 126, 130, 132 SPBRG2 27, 49 SPE 136 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Clock 139 Serial Data In
Serial Data Out, SDO. 137 SETF. 224 SFR 198 SFR As Source/Destination 198 Signed Math 11 Slave Select Synchronization 140 Slave Select Synchronization 140 Slave Select, SS 137 SLEEP 194, 225 SLEEP Mode, All Peripherals Disabled 273 SMP 134 Software Simulator (MPLAB SIM) 234 SPBRG1 126, 130, 132 SPBRG2 27, 48 SPBRG2 27, 48 SPBRG2 27, 48 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Data Out 137 Serial Data In 137 SPI Mode 133 SPI Mode
SETF. 224 SFR 198 SFR As Source/Destination 198 Signed Math 111 Slave Select Synchronization 140 Slave Select, SS 137 SLEEP 194, 225 SLEEP Mode, All Peripherals Disabled 273 SMP 134 Software Simulator (MPLAB SIM) 234 SPBRG1 277, 48 SPBRG2 27, 49 SPBRG2 27, 49 SPBRG2 27, 49 SPEcial Features of the CPU 191 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Data In 137 Serial Data Out 137 Serial Data In 137 SPI Mode 139 SPI Mode 137 SPI Node 133 SPI Mode 134 SPI Mode 137 SPI Mode 138 <td< td=""></td<>
SFR 198 SFR (Special Function Registers) 43 SFR As Source/Destination 198 Signed Math 11 Slave Select Synchronization 140 Slave Select Synchronization 140 Slave Select Synchronization 140 Slave Select Synchronization 194, 225 SLEEP Mode, All Peripherals Disabled 273 SMP 134 Software Simulator (MPLAB SIM) 234 SPBRG 126, 130, 132 SPBRG1 27, 48 SPBRG2 27, 49 SPE 136 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Data Out 137 Serial Data Out 137 Serial Data Out 137 Serial Data Innet face (SPI) 133 Slave Select 137 SPI Clock Edge Select, CKE 134 SPI Mode 137 SPI Mode
SFR (Special Function Registers) 43 SFR As Source/Destination 198 Signed Math 11 Slave Select Synchronization 140 Slave Select Synchronization 140 Slave Select, SS 137 SLEEP 194, 225 SLEEP Mode, All Peripherals Disabled 273 SLEEP Mode, BOR Enabled 273 SMP 134 Software Simulator (MPLAB SIM) 234 SPBRG 126, 130, 132 SPBRG1 27, 48 SPBRG2 27, 49 SPE 136 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Data Out 137 SPI Clock 139 SPI Mode 137 SPI Clock Edge Select, CKE 134 SPI Modue 137
SFR As Source/Destination 198 Signed Math 111 Slave Select Synchronization 140 Slave Select, SS 137 SLEEP 194, 225 SLEEP Mode, All Peripherals Disabled 273 SLEEP Mode, BOR Enabled 273 SMP 134 Software Simulator (MPLAB SIM) 234 SPBRG 126, 130, 132 SPBRG1 27, 48 SPE 136 Special Features of the CPU 191 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 133 Slave Select, CKE 134 SPI Mode 137 SPI Clock 138 SPI Mode 137 SPI Clock Edge Select, CKE 134 SPI Mode 137 SPI Mode 137 SPI Mode
Signed Math 11 Slave Select Synchronization 140 Slave Select, SS 137 SLEEP 194, 225 SLEEP Mode, All Peripherals Disabled 273 SMP 134 Software Simulator (MPLAB SIM) 234 SPBRG 126, 130, 132 SPBRG1 27, 48 SPBRG2 27, 49 SPE 136 Special Features of the CPU 191 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Data In 137 Serial Data Out 137 Serial Data Out 137 SPI Mode 137 SPI Clock 139 SPI Mode 137 SPI Mode 137 SPI Mode 137 SPI Mode 137 SPI Mode 138 SPI Mode 137 SPI Mode 138 SIave Mo
Slave Select Synchronization 140 Slave Select, SS 137 SLEEP 194, 225 SLEEP Mode, All Peripherals Disabled 273 SMP 134 Software Simulator (MPLAB SIM) 234 SPBRG 126, 130, 132 SPBRG1 27, 48 SPBRG2 27, 49 SPE 136 Special Features of the CPU 191 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Data In 137 Serial Data In 137 Serial Data Out 137 SPI Clock 139 SPI Node 137 SPI Clock Edge Select, CKE 134 SPI Mode 137 SPI Mode 138 Slave Select Synchronization 138
Slave Select, SS 137 SLEEP 194, 225 SLEEP Mode, All Peripherals Disabled 273 SMP 134 Software Simulator (MPLAB SIM) 234 SPBRG 126, 130, 132 SPBRG1 27, 48 SPBRG2 27, 49 SPE 136 Special Features of the CPU 191 Special Features of the CPU 191 Special Function Registers 43, 198 Summary. 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Data Out 137 SPI clock 139 SPI kode 133 Slave Select 134 SPI Mode 134 SPI Mode 134 SPI Mode 134 SPI Mode 134 SIave Slave Connection 138 Slave Mode 140 Slave Synch Timing 140
SLEEP 194, 225 SLEEP Mode, All Peripherals Disabled 273 SLEEP Mode, BOR Enabled 273 SMP 134 Software Simulator (MPLAB SIM) 234 SPBRG 126, 130, 132 SPBRG1 27, 48 SPBRG2 27, 49 SPE 136 Special Features of the CPU 191 Special Features of the CPU 191 Special Function Registers 43, 198 Summary. 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI Clock Edge Select, CKE 134 SPI Mode 134 SPI Mode 138 Slave Mode 140 Slave Slave Connection 138 Slave Mode 140 Slave Sloct Synchronization 140 Slave Synch Timing 133
SLEEP Mode, All Peripherals Disabled 273 SLEEP Mode, BOR Enabled 273 SMP 134 Software Simulator (MPLAB SIM) 234 SPBRG 126, 130, 132 SPBRG1 27, 48 SPBRG2 27, 49 SPE 136 Special Features of the CPU 191 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Data In 137 Serial Data Out 137 Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI Clock Edge Select, CKE 134 SPI Mode 137 SPI Mode 138 SIave Solect Synchronization 138 SIave Solect Synchronization 140 SIAve Mode 137 SPI Mode 137 SPI Mode 133 Block Diagram (SPI Mode) 137
SLEEP Mode, BOR Enabled 273 SMP 134 Software Simulator (MPLAB SIM) 234 SPBRG 126, 130, 132 SPBRG1 27, 48 SPBRG2 27, 49 SPERG1 136 Special Features of the CPU 191 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 133 Slave Select 133 Slave Select 137 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Mode 137 SPI Module 140 Master/Slave Connection 138 Slave Select Synchronization 140 SS 137 SPI Mode 137 SPI Mode 137 SPI Mode 137 SSP 133
SMP 134 Software Simulator (MPLAB SIM) 234 SPBRG 126, 130, 132 SPBRG1 27, 48 SPBRG2 27, 49 SPE 136 Special Features of the CPU 191 Special Function Registers 43, 198 Summary. 44 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI Clock 139 SPI Node 137 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Module 138 Master/Slave Connection 138 Slave Mode 140 Slave Select Synchronization 140 Slave Super Timing 140 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SPI Mode
Software Simulator (MPLAB SIM) 234 SPBRG 126, 130, 132 SPBRG1 27, 48 SPBRG2 27, 49 SPE 136 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI Clock 139 SPI Node 137 SPI Data Input Sample Phase Select, SMP 134 SPI Master/Slave Connection 138 SIave Select Synchronization 140 Slave Select Synchronization 140 SIave Select Synchronization 140 SSP 133
SPBRG 126, 130, 132 SPBRG1 27, 48 SPBRG2 27, 49 SPE 136 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI Clock 139 SPI Mode 137 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Module 138 Master/Slave Connection 138 Slave Select Synchronization 140 Slave Super Timing 140 Slave Super Timing 140 Slave Specent Timing 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SPI Mode 137 SPI Mode 137 SPI Mo
SPBRG1 27, 48 SPBRG2 27, 49 SPE 136 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Data Out 137 Serial Data Out 137 Serial Data Out 137 Serial Data Cout 137 SPI clock 139 SPI clock 139 SPI clock 139 SPI Mode 137 SPI Mode 137 SPI Mode 134 SPI Module 138 Master/Slave Connection 138 Slave Select Synchronization 140 Slave Super Timing 140 Slave Super Timing 140 Slave Super Timing 140 SSP 133 Block Diagram (SPI Mode) 137 SPI M
SPBRG2 27, 49 SPE 136 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI Clock 139 SPI Mode 137 SPI Module 138 Master/Slave Connection 138 Slave Select Synchronization 140 Slave Super Timing 140 Slave Super Timing 140 Slave Super Timing 140 Slave Super Timing 141 SSPADD 144 SSPADD 144 SSPCON
SPEL 136 Special Features of the CPU 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI Clock 139 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Module 138 Master/Slave Connection 138 Slave Select Synchronization 140 Slave Select Synchronization 140 Slave Super Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SPI Mode 137 SSPADD 144 SSPRUP 139 SSPRUP 139 SSPCON1 135
Special Features of the CFO 191 Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI Clock 139 SPI Mode 137 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Module 138 Master/Slave Connection 138 Slave Select Synchronization 140 Slave Select Synchronization 140 Slave Synch Timing 140 SS 137 SPI Mode 137
Special Function Registers 43, 198 Summary 48 Special Function Registers, File Map 47 SPI 139 Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI Clock 139 SPI Clock Edge Select, CKE 134 SPI Mode 137 SPI Mode 137 SPI Mode 137 SPI Mode 137 SPI Module 138 Master/Slave Connection 138 Slave Select Synchronization 140 Slave Select Synchronization 140 Slave Synch Timing 140 SS 137 SPI Mode 137 SPI Mode 137 SPI Mode 137 SPI Mode 137 SP 133 Block Diagram (SPI Mode) 137 SPADD 144 SSPCON1 136
Summary 46 Special Function Registers, File Map 47 SPI 47 Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI Clock 139 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Module 138 Master/Slave Connection 138 Slave Select Synchronization 140 Slave Super Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 136 SPCON2 136
Special Pullculor Registers, Pile Map 47 SPI 139 Master Mode 137 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Deripheral Interface (SPI) 133 Slave Select 137 SPI Clock 139 SPI Mode 137 SPI Clock Edge Select, CKE 134 SPI Master/Slave Connection 138 SIave Select Synchronization 140 Slave Select Synchronization 140 Slave Synch Timing 140 SS 137 SPI Mode 137 SPI Mode 138 Slave Select Synchronization 140 Slave Super Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 136 SSPCON2 136
Master Mode 139 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI Clock 139 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Mode 138 SPI Module 138 Master/Slave Connection 138 Slave Select Synchronization 140 Slave Select Synchronization 140 Slave Super Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF. 139, 144 SSPCON1 135 SSPCON2 136
Master Nouce 133 Serial Clock 137 Serial Data In 137 Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI clock 139 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Mode 138 SPI Module 138 Master/Slave Connection 138 Slave Select Synchronization 140 Slave Select Synchronization 140 Slave Super Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF. 139, 144 SSPCON1 135 SSPCON2 136
Serial Data In 137 Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI clock 139 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Mode 137 SPI Module 138 Master/Slave Connection 138 Slave Select Synchronization 140 Slave Select Synchronization 140 Slave Super Timing 140 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136
Serial Data Out 137 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI clock 139 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Module 138 Master/Slave Connection 138 Slave Select Synchronization 140 Slave Select Synchronization 140 Slave Super Timing 140 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SPI Mode 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SPI Mode 137 SPCON1 144, 145 SSPCON2 136
Serial Peripheral Interface (SPI) 133 Serial Peripheral Interface (SPI) 133 Slave Select 137 SPI clock 139 SPI Mode 137 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Module 138 Master/Slave Connection 138 Slave Mode 140 Slave Select Synchronization 140 Slave Super Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SPCON1 138 SSPCON2 136
Solave Select 137 SPI clock 139 SPI Clock 137 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Master/Slave Connection 138 SIave Select Synchronization 140 Slave Select Synchronization 140 SIave Synch Timing 140 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 136 SSPCON2 136
SPI clock 139 SPI Mode 137 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Master/Slave Connection 138 SPI Module 138 Master/Slave Connection 138 Slave Mode 140 Slave Select Synchronization 140 Slave Synch Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SPCON1 144, 145 SSPCON2 136
SPI Mode 137 SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Master/Slave Connection 138 SPI Module 138 Master/Slave Connection 138 Slave Mode 140 Slave Select Synchronization 140 Slave Synch Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SPEQDI 144, 145 SSPCON1 135 SSPCON2 136
SPI Clock Edge Select, CKE 134 SPI Data Input Sample Phase Select, SMP 134 SPI Master/Slave Connection 138 SPI Module 138 Master/Slave Connection 138 Slave Mode 140 Slave Select Synchronization 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SPOD 144, 145 SSPBUF. 139, 144 SSPCON1 136 SOPOD 136
SPI Data Input Sample Phase Select, SMP 134 SPI Master/Slave Connection 138 SPI Module 138 Master/Slave Connection 138 Slave Mode 140 Slave Select Synchronization 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 136 SSPCON2 136
SPI Master/Slave Connection 138 SPI Module 138 Master/Slave Connection 138 Slave Mode 140 Slave Select Synchronization 140 Slave Synch Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136
SPI Module 138 Master/Slave Connection 138 Slave Mode 140 Slave Select Synchronization 140 Slave Synch Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136
Master/Slave Connection 138 Slave Mode 140 Slave Select Synchronization 140 Slave Synch Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 136
Slave Mode 140 Slave Select Synchronization 140 Slave Synch Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136
Slave Select Synchronization 140 Slave Synch Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136
Slave Synch Timing 140 SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136
SS 137 SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136
SSP 133 Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136
Block Diagram (SPI Mode) 137 SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136
SPI Mode 137 SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136
SSPADD 144, 145 SSPBUF 139, 144 SSPCON1 135 SSPCON2 136
SSPBUF
SSPCON1
SSPCON2
SSPSR
55PSTAT
55PT U U004/3000
COD Modulo
SSP Module SPI Master Mode
SSP Module 139 SPI Master Mode 139 SPI Master/Slave Connection 138 SPI Slave Mode 140 SSPCON1 Register 143 SSP Overflow Detect bit, SSPOV 144 SSPADD 50
SSP Module 139 SPI Master Mode 139 SPI Master/Slave Connection 138 SPI Slave Mode 140 SSPCON1 Register 143 SSP Overflow Detect bit, SSPOV 144 SSPADD 50 SSPBUE 50
SSP Module 139 SPI Master Mode 139 SPI Master/Slave Connection 138 SPI Slave Mode 140 SSPCON1 Register 143 SSP Overflow Detect bit, SSPOV 144 SSPADD 50 SSPBUF 50, 144 SSPCON1 50, 143
SSP Module 139 SPI Master Mode 139 SPI Master/Slave Connection 138 SPI Slave Mode 140 SSPCON1 Register 143 SSP Overflow Detect bit, SSPOV 144 SSPADD 50 SSPBUF 50, 144 SSPCON1 50, 135, 143 SSPCON2 50, 136

SSPIE	36
SSPIF	. 38, 145
SSPM3:SSPM0	135
SSPOV 135,	144, 162
SSPSTAT	134, 144
ST Input	278
Stack	
Operation	
Pointer	
Stack	
START bit (S)	134
START Condition Enabled bit. SAE	136
STKAV	52 54
STOP hit (P)	134
STOP Condition Enable bit	136
SUBI W	225
SUBWE	226
SUBWEB	226
SWAPE	227
Synahranous Master Mode	107
Synchronous Master Recention	120
Synchronous Master Transmission	107
Synchronous Master Transmission	127
Synchronous Serial Port	133
Synchronous Serial Port Enable bit, SSPEN	135
Synchronous Serial Port Interrupt	
Synchronous Serial Port Interrupt Enable, SSPIE	
Synchronous Serial Port Mode Select bits,	
SSPM3:SSPM0	135
Synchronous Slave Mode	131
Т	
T0CKI	39
T0CKI Pin	40
T0CKIE	34
TOCKIF	
TOCKIF	
T0CKIF T0CS T0IE	34 53, 97 34
TOCKIF	34 53, 97 34 34
TOCKIF	34 53, 97 34 34 53, 97
TOCKIF	34 53, 97 34 34 53, 97 53
TOCKIF	34 53, 97 34 34 53, 97 53
TOCKIF	
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer	
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read	34 53, 97 34 34 53, 97 53 101 55 55
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Fxample	34 53, 97 34 53, 97 53 101 55 55 55
TOCKIF	34 53, 97 34 53, 97 53 101 55 55 64 64
TOCKIF	34
TOCKIF	34
TOCKIF	34 53, 97 34 53, 97 53 101 55 55 64 64 64 64
TOCKIF	34 53, 97 34 53, 97 53 101 55 55 64 64 64 62 62
TOCKIF	34 53, 97 34 53, 97 53 101 55 55 64 64 64 64 62 62 62
TOCKIF	34 53, 97 53, 97 53 101 55 64 64 64 64 62 62 62
TOCKIF	34 53, 97 34 53, 97 53 101 55 55 64 64 62
TOCKIF	34 53, 97 34 53, 97 53 101 55 55 64 64 64 62
TOCKIF	34 53, 97 34 53, 97 53 101 55 55 64 64 64 64 62
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLATH	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATL	34
TOCKIF	34
TOCKIF	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLPTRH TBLPTRH TBLPTRH TCLK12	34
TOCKIF TOCS TOIE TOIE TOIF TOSE TOSE TOSTA Table Latch Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLRD TABLWT TAD TABLATL TBLATH TBLATL TBLPTRH TBLPTRL TCLK12 TCLK3 TAD	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLPTRH TBLPTRL TCLK12 TCLK3 TCON1	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLPTRH TBLPTRH TCLK12 TCON1 TCON2	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLPTRH TBLPTRH TCLK12 TCON1 TCON2 TCON2,TCON3	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLWT TAD TBLATH TBLATH TBLPTRH TBLPTRH TCLK12 TCON1 TCON2 TCON3	34
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLPTRH TBLPTRH TCLK12 TCON1 TCON2 TCON3 Time-Out Sequence	34

 \odot 1998-2013 Microchip Technology Inc.

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 **China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820