

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	32KB (16K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	902 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c756a-33e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

NOTES:

In Figure 5-5, Figure 5-6 and Figure 5-7, the TPWRT timer time-out is greater then the Tost timer time-out, as would be the case in higher frequency crystals. For lower frequency crystals (i.e., 32 kHz), Tost may be greater.

FIGURE 5-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)




FIGURE 5-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD)





FIGURE 5-7: SLOW RISE TIME (MCLR TIED TO VDD)



# 6.3 Peripheral Interrupt Request Register1 (PIR1) and Register2 (PIR2)

These registers contains the individual flag bits for the peripheral interrupts.

These bits will be set by the specified condition, even if the corresponding interrupt enable bit is cleared (interrupt disabled), or the GLINTD bit is set (all interrupts disabled). Before enabling an interrupt, the user may wish to clear the interrupt flag to ensure that the program does not immediately branch to the peripheral Interrupt Service Routine.

#### REGISTER 6-4: PIR1 REGISTER (ADDRESS: 16h, BANK 1)

R/W-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R-0
RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF
bit 7							bit 0

Note:

- bit 7 RBIF: PORTB Interrupt-on-Change Flag bit
  - 1 = One of the PORTB inputs changed (software must end the mismatch condition)
  - 0 = None of the PORTB inputs have changed
- bit 6 TMR3IF: TMR3 Interrupt Flag bit

#### If Capture1 is enabled (CA1/PR3 = 1):

- 1 = TMR3 overflowed
- 0 = TMR3 did not overflow

#### If Capture 1 is disabled (CA1/ $\overline{PR3} = 0$ ):

- 1 = TMR3 value has rolled over to 0000h from equalling the period register (PR3H:PR3L) value
- 0 = TMR3 value has not rolled over to 0000h from equalling the period register (PR3H:PR3L) value
- bit 5 TMR2IF: TMR2 Interrupt Flag bit
  - 1 = TMR2 value has rolled over to 0000h from equalling the period register (PR2) value
  - 0 = TMR2 value has not rolled over to 0000h from equalling the period register (PR2) value
- bit 4 TMR1IF: TMR1 Interrupt Flag bit

#### If TMR1 is in 8-bit mode (T16 = 0):

- 1 = TMR1 value has rolled over to 0000h from equalling the period register (PR1) value
- 0 = TMR1 value has not rolled over to 0000h from equalling the period register (PR1) value

#### If Timer1 is in 16-bit mode (T16 = 1):

- 1 = TMR2:TMR1 value has rolled over to 0000h from equalling the period register (PR2:PR1) value
- 0 = TMR2:TMR1 value has not rolled over to 0000h from equalling the period register (PR2:PR1) value
- bit 3 CA2IF: Capture2 Interrupt Flag bit
  - 1 = Capture event occurred on RB1/CAP2 pin
  - 0 = Capture event did not occur on RB1/CAP2 pin
- bit 2 CA1IF: Capture1 Interrupt Flag bit
  - 1 = Capture event occurred on RB0/CAP1 pin
  - 0 = Capture event did not occur on RB0/CAP1 pin
- bit 1 **TX1IF**: USART1 Transmit Interrupt Flag bit (state controlled by hardware)
  - 1 = USART1 Transmit buffer is empty
  - 0 = USART1 Transmit buffer is full
- bit 0 RC1IF: USART1 Receive Interrupt Flag bit (state controlled by hardware)
  - 1 = USART1 Receive buffer is full
  - 0 = USART1 Receive buffer is empty

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR Reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### FIGURE 7-5: PIC17C7XX REGISTER FILE MAP

Addr	Unbanked	]							
00h	INDF0								
01h	FSR0								
02h	PCL								
03h	PCLATH								
04h	ALUSTA								
05h	TOSTA								
06h	CPUSTA								
07h	INTSTA								
08h	INDF1								
09h	FSR1								
0Ah	WREG								
0Bh	TMR0L								
0Ch	TMR0H								
0Dh	TBLPTRL								
0Eh	TBLPTRH								
0Fh	BSR								
	Bank 0	Bank 1 <sup>(1)</sup>	Bank 2 <sup>(1)</sup>	Bank 3 <sup>(1)</sup>	Bank 4 <sup>(1)</sup>	Bank 5 <sup>(1)</sup>	Bank 6 <sup>(1)</sup>	Bank 7 <sup>(1)</sup>	Bank 8 <sup>(1,4)</sup>
10h	PORTA	DDRC	TMR1	PW1DCL	PIR2	DDRF	SSPADD	PW3DCL	DDRH
11h	DDRB	PORTC	TMR2	PW2DCL	PIE2	PORTF	SSPCON1	PW3DCH	PORTH
12h	PORTB	DDRD	TMR3L	PW1DCH	_	DDRG	SSPCON2	CA3L	DDRJ
13h	RCSTA1	PORTD	TMR3H	PW2DCH	RCSTA2	PORTG	SSPSTAT	CA3H	PORTJ
14h	RCREG1	DDRE	PR1	CA2L	RCREG2	ADCON0	SSPBUF	CA4L	_
15h	TXSTA1	PORTE	PR2	CA2H	TXSTA2	ADCON1	_	CA4H	_
16h	TXREG1	PIR1	PR3L/CA1L	TCON1	TXREG2	ADRESL	_	TCON3	_
17h	SPBRG1	PIE1	PR3H/CA1H	TCON2	SPBRG2	ADRESH	_	_	_
	Unbanked								
18h	PRODL								
19h	PRODH								
1Ah	General								
	Purpose								
1Fh	RAM		<del></del>		1				
	Bank 0 <sup>(2)</sup>	Bank 1 <sup>(2)</sup>	Bank 2 <sup>(2)</sup>	Bank 3 <sup>(2,3)</sup>					
20h									
	General	General	General	General					
	Purpose	Purpose	Purpose	Purpose					
	RAM	RAM	RAM	RAM					
FFh									
Note	1: SFR file	locations 10	0h - 17h are ba	anked. The lo	wer nibble	of the BSR	specifies the	bank. All ur	banked

- **Note 1:** SFR file locations 10h 17h are banked. The lower nibble of the BSR specifies the bank. All unbanked SFRs ignore the Bank Select Register (BSR) bits.
  - 2: General Purpose Registers (GPR) locations 20h FFh, 120h 1FFh, 220h 2FFh, and 320h 3FFh are banked. The upper nibble of the BSR specifies this bank. All other GPRs ignore the Bank Select Register (BSR) bits.
  - **3:** RAM bank 3 is not implemented on the PIC17C752 and the PIC17C762. Reading any unimplemented register reads '0's.
  - 4: Bank 8 is only implemented on the PIC17C76X devices.

TABLE 7-3: SPECIAL FUNCTION REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
Unbanke	d		•			•		•	•	•	•
00h	INDF0	Uses conte	ents of FSR	0 to address	Data Memor	ry (not a phy	sical register	r)			
01h	FSR0	Indirect Da	irect Data Memory Address Pointer 0								uuuu uuuu
02h	PCL	Low order	8-bits of PC	;						0000 0000	0000 0000
03h <sup>(1)</sup>	PCLATH	Holding Re	egister for u	oper 8-bits o	f PC					0000 0000	uuuu uuuu
04h	ALUSTA	FS3	FS2	FS1	FS0	OV	Z	DC	С	1111 xxxx	1111 uuuu
05h	T0STA	INTEDG	T0SE	T0CS	T0PS3	T0PS2	T0PS1	T0PS0	_	0000 000-	0000 000-
06h <sup>(2)</sup>	CPUSTA	_	_	STKAV	GLINTD	TO	PD	POR	BOR	11 11qq	11 qquu
07h	INTSTA	PEIF	T0CKIF	TOIF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
08h	INDF1	Uses conte	ents of FSR	1 to address	Data Memor	ry (not a phy	sical register	r)			
09h	FSR1	Indirect Da	ta Memory	Address Poi	nter 1					xxxx xxxx	uuuu uuuu
0Ah	WREG	Working R	egister							xxxx xxxx	uuuu uuuu
0Bh	TMR0L	TMR0 Reg	gister; Low E	Byte						xxxx xxxx	uuuu uuuu
0Ch	TMR0H	TMR0 Reg	gister; High I	Byte						xxxx xxxx	uuuu uuuu
0Dh	TBLPTRL	Low Byte o	of Program I	Memory Tab	le Pointer					0000 0000	0000 0000
0Eh	TBLPTRH	High Byte	of Program	Memory Tab	le Pointer					0000 0000	0000 0000
0Fh	BSR	Bank Sele	ct Register							0000 0000	0000 0000
Bank 0											
10h	PORTA <sup>(4,6)</sup>	RBPU	_	RA5/TX1/ CK1	RA4/RX1/ DT1	RA3/SDI/ SDA	RA2/SS/ SCL	RA1/T0CKI	RA0/INT	0-xx 11xx	0-uu 11uu
11h	DDRB	Data Direc	tion Registe	r for PORTE	3	•		•	•	1111 1111	1111 1111
12h	PORTB <sup>(4)</sup>	RB7/ SDO	RB6/ SCK	RB5/ TCLK3	RB4/ TCLK12	RB3/ PWM2	RB2/ PWM1	RB1/ CAP2	RB0/ CAP1	xxxx xxxx	uuuu uuuu
13h	RCSTA1	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h	RCREG1	Serial Port	Receive Re	egister	•	•				xxxx xxxx	uuuu uuuu
15h	TXSTA1	CSRC	TX9	TXEN	SYNC	_	_	TRMT	TX9D	00001x	00001u
16h	TXREG1	Serial Port	Transmit R	egister (for L	JSART1)	•		•	•	xxxx xxxx	uuuu uuuu
17h	SPBRG1	Baud Rate	Generator	Register (for	USART1)					0000 0000	0000 0000
Bank 1											
10h	DDRC <sup>(5)</sup>	Data Direc	tion Registe	er for PORTO	;					1111 1111	1111 1111
11h	PORTC <sup>(4,5)</sup>		RC6/AD6		RC4/AD4	RC3/AD3	RC2/AD2	RC1/AD1	RC0/AD0	xxxx xxxx	uuuu uuuu
12h	DDRD <sup>(5)</sup>	Data Direc	tion Registe	r for PORTE	) )	l				1111 1111	1111 1111
13h	PORTD <sup>(4,5)</sup>	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/AD9	RD0/AD8	xxxx xxxx	uuuu uuuu
14h	DDRE <sup>(5)</sup>	Data Direc	tion Registe	r for PORTE	<u> </u>	<u>l</u>		I		1111	1111
15h	PORTE <sup>(4,5)</sup>	_	_	_	_	RE3/ CAP4	RE2/WR	RE1/OE	RE0/ALE	xxxx	uuuu
i	i e				TME	04015		<b>=</b> >///=	50.05	<del></del>	ł
16h	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition.

Shaded cells are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated from, or transferred to, the upper byte of the program counter.
  - 2: The TO and PD status bits in CPUSTA are not affected by a MCLR Reset.
  - 3: Bank 8 and associated registers are only implemented on the PIC17C76X devices.
  - 4: This is the value that will be in the port output latch.
  - 5: When the device is configured for Microprocessor or Extended Microcontroller mode, the operation of this port does not rely on these registers.
  - 6: On any device RESET, these pins are configured as inputs.

### 7.4.2 INDIRECT ADDRESSING OPERATION

The indirect addressing capability has been enhanced over that of the PIC16CXX family. There are two control bits associated with each FSR register. These two bits configure the FSR register to:

- Auto-decrement the value (address) in the FSR after an indirect access
- Auto-increment the value (address) in the FSR after an indirect access
- No change to the value (address) in the FSR after an indirect access

These control bits are located in the ALUSTA register. The FSR1 register is controlled by the FS3:FS2 bits and FSR0 is controlled by the FS1:FS0 bits.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the ALUSTA register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

If the FSR register contains a value of 0h, an indirect read will read 0h (Zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).

Indirect addressing allows single cycle data transfers within the entire data space. This is possible with the use of the MOVPF and MOVPF instructions, where either 'p' or 'f' is specified as INDF0 (or INDF1).

If the source or destination of the indirect address is in banked memory, the location accessed will be determined by the value in the BSR.

A simple program to clear RAM from 20h - FFh is shown in Example 7-1.

#### **EXAMPLE 7-1: INDIRECT ADDRESSING**

```
MOVLW 0x20
                  ; FSR0 = 20h
MOVWF FSR0
       ALUSTA, FS1 ; Increment FSR
BCF
 BSF
       ALUSTA, FSO ; after access
BCF
       ALUSTA, C
                   ; C = 0
MOVLW END RAM + 1 ;
                   ; Addr(FSR) = 0
CLRF INDFO, F
CPFSEQ FSR0
                   ; FSR0 = END RAM+1?
                   ; NO, clear next
                   ; YES, All RAM is
                   ; cleared
```

### 7.5 Table Pointer (TBLPTRL and TBLPTRH)

File registers TBLPTRL and TBLPTRH form a 16-bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD.

The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16-bit address of the data word within the program memory. For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 8.0.

#### 7.6 Table Latch (TBLATH, TBLATL)

The table latch (TBLAT) is a 16-bit register, with TBLATH and TBLATL referring to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see TABLRD, TABLWT, TLRD and TLWT instruction descriptions). For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 8.0.

#### REGISTER 13-2: TCON2 REGISTER (ADDRESS: 17h, BANK 3)

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N
bit 7							bit 0

bit 7 CA2OVF: Capture2 Overflow Status bit

This bit indicates that the capture value had not been read from the capture register pair (CA2H:CA2L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes).

- 1 = Overflow occurred on Capture2 register
- 0 = No overflow occurred on Capture2 register
- bit 6 CA10VF: Capture1 Overflow Status bit

This bit indicates that the capture value had not been read from the capture register pair (PR3H/CA1H:PR3L/CA1L), before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes).

- 1 = Overflow occurred on Capture1 register
- 0 = No overflow occurred on Capture1 register
- bit 5 **PWM2ON**: PWM2 On bit
  - 1 = PWM2 is enabled
    - (The RB3/PWM2 pin ignores the state of the DDRB<3> bit.)
  - 0 = PWM2 is disabled

(The RB3/PWM2 pin uses the state of the DDRB<3> bit for data direction.)

- bit 4 **PWM1ON**: PWM1 On bit
  - 1 = PWM1 is enabled
    - (The RB2/PWM1 pin ignores the state of the DDRB<2> bit.)
  - 0 = PWM1 is disabled

(The RB2/PWM1 pin uses the state of the DDRB<2> bit for data direction.)

- bit 3 CA1/PR3: CA1/PR3 Register Mode Select bit
  - 1 = Enables Capture1

(PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register.)

0 = Enables the Period register

(PR3H/CA1H:PR3L/CA1L is the Period register for Timer3.)

- bit 2 TMR3ON: Timer3 On bit
  - 1 = Starts Timer3
  - 0 = Stops Timer3
- bit 1 TMR2ON: Timer2 On bit

This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment.

- 1 = Starts Timer2 (must be enabled if the T16 bit (TCON1<3>) is set)
- 0 = Stops Timer2
- bit 0 TMR10N: Timer1 On bit

When T16 is set (in 16-bit Timer mode):

- 1 = Starts 16-bit TMR2:TMR1
- 0 = Stops 16-bit TMR2:TMR1

When T16 is clear (in 8-bit Timer mode:

- 1 = Starts 8-bit Timer1
- 0 = Stops 8-bit Timer1

Le	g	е	n	d	•

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR Reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### 13.1.2 TIMER1 AND TIMER2 IN 16-BIT MODE

To select 16-bit mode, set the T16 bit. In this mode, TMR2 and TMR1 are concatenated to form a 16-bit timer (TMR2:TMR1). The 16-bit timer increments until it matches the 16-bit period register (PR2:PR1). On the following timer clock, the timer value is reset to 0h, and the TMR1IF bit is set.

When selecting the clock source for the 16-bit timer, the TMR1CS bit controls the entire 16-bit timer and TMR2CS is a "don't care", however, ensure that TMR2ON is set (allows TMR2 to increment). When TMR1CS is clear, the timer increments once every instruction cycle (Fosc/4). When TMR1CS is set, the timer increments on every falling edge of the RB4/ TCLK12 pin. For the 16-bit timer to increment, both TMR1ON and TMR2ON bits must be set (Table 13-2).


**TABLE 13-2: TURNING ON 16-BIT TIMER** 

T16	TMR2ON	TMR10N	Result
1	1	1	16-bit timer (TMR2:TMR1) ON
1	0	1	Only TMR1 increments
1	х	0	16-bit timer OFF
0	1	1	Timers in 8-bit mode

#### 13.1.2.1 External Clock Input for TMR2:TMR1

When TMR1CS is set, the 16-bit TMR2:TMR1 increments on the falling edge of clock input TCLK12. The input on the RB4/TCLK12 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on RB4/TCLK12 to the time TMR2:TMR1 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.





### 13.2.4 EXTERNAL CLOCK INPUT FOR TIMER3

When TMR3CS is set, the 16-bit TMR3 increments on the falling edge of clock input TCLK3. The input on the RB5/TCLK3 pin is sampled and synchronized by the internal phase clocks, twice every instruction cycle. This causes a delay from the time a falling edge appears on TCLK3 to the time TMR3 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section. Figure 13-7 shows the timing diagram when operating from an external clock.

#### 13.2.5 READING/WRITING TIMER3

Since Timer3 is a 16-bit timer and only 8-bits at a time can be read or written, care should be taken when reading or writing while the timer is running. The best method is to stop the timer, perform any read or write operation and then restart Timer3 (using the TMR3ON bit). However, if it is necessary to keep Timer3 freerunning, care must be taken. For writing to the 16-bit TMR3, Example 13-2 may be used. For reading the 16-bit TMR3, Example 13-3 may be used. Interrupts must be disabled during this routine.

#### **EXAMPLE 13-2: WRITING TO TMR3**

```
BSF CPUSTA, GLINTD ; Disable interrupts

MOVFP RAM_L, TMR3L ;


MOVFP RAM_H, TMR3H ;

BCF CPUSTA, GLINTD ; Done, enable interrupts
```

#### **EXAMPLE 13-3: READING FROM TMR3**

```
; read low TMR3
MOVPF
        TMR3L, TMPLO
MOVPF
        TMR3H, TMPHI
                          ; read high TMR3
MOVFP
        TMPLO, WREG
                          ; tmplo -> wreg
CPFSLT
       TMR3L
                          ; TMR3L < wreg?
RETURN
                          ; no then return
MOVPF
        TMR3L, TMPLO
                          : read low TMR3
MOVPF
        TMR3H, TMPHI
                          ; read high TMR3
RETURN
                          ; return
```

#### FIGURE 13-7: TIMER1, TIMER2 AND TIMER3 OPERATION (IN COUNTER MODE)



The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address and if this will be a read or write data transfer.

The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON1<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111  $\,^{0}$  A9 A8  $\,^{0}$ ). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

#### 15.2.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (ACK) pulse and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this  $\overline{ACK}$  pulse. These are if either (or both):

- The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- The overflow bit SSPOV (SSPCON1<6>) was set before the transfer was received.

If the BF bit is set, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF and SSPOV are set. Table 15-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the I<sup>2</sup>C specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101 of the Electrical Specifications.


#### 15.2.1.3 Slave Transmission

When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The  $\overline{ACK}$  pulse will be sent on the ninth bit, and the SCL pin is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then SCL pin should be enabled by setting bit CKP (SSPCON1<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 15-13).


An SSP interrupt is generated for each data transfer byte. The SSPIF flag bit must be cleared in software, and the SSPSTAT register is used to determine the status of the byte transfer. The SSPIF flag bit is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not  $\overline{ACK}$ ), then the data transfer is complete. When the not  $\overline{ACK}$  is latched by the slave, the slave logic is reset and the slave then monitors for another occurrence of the START bit. If the SDA line was low ( $\overline{ACK}$ ), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, the SCL pin should be enabled by setting the CKP bit.

#### FIGURE 15-12: I<sup>2</sup>C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)



### FIGURE 15-13: I<sup>2</sup>C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



### 15.3 Connection Considerations for I<sup>2</sup>C Bus

For standard mode  $I^2C$  bus devices, the values of resistors  $R_p$   $R_s$  in Figure 15-42 depends on the following parameters:

- · Supply voltage
- · Bus capacitance
- Number of connected devices (input current + leakage current)


The supply voltage limits the minimum value of resistor  $R_p$  due to the specified minimum sink current of 3 mA at Vol max = 0.4V for the specified output stages. For

example, with a supply voltage of VDD = 5V  $\pm 10\%$  and VOL max = 0.4V at 3 mA,  $R_p$  min = (5.5-0.4)/0.003 = 1.7 k $\Omega$ . VDD as a function of  $R_p$  is shown in Figure 15-42. The desired noise margin of 0.1 VDD for the low level, limits the maximum value of  $R_s$ . Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections and pins. This capacitance limits the maximum value of  $R_p$  due to the specified rise time (Figure 15-42).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register and controls the slew rate of the I/O pins when in I<sup>2</sup>C mode (master or slave).

FIGURE 15-42: SAMPLE DEVICE CONFIGURATION FOR I<sup>2</sup>C BUS



**Note:** I<sup>2</sup>C devices with input levels related to VDD must have one common supply line to which the pull-up resistor is also connected.

Table 18-2 lists the instructions recognized by the MPASM assembler.

**Note 1:** Any unused opcode is Reserved. Use of any reserved opcode may cause unexpected operation.

All instruction examples use the following format to represent a hexadecimal number:

0xhh


where h signifies a hexadecimal digit.

To represent a binary number:

0000 0100b

where b signifies a binary string.

### FIGURE 18-1: GENERAL FORMAT FOR INSTRUCTIONS



### 18.1 Special Function Registers as Source/Destination

The PIC17C7XX's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

#### 18.1.1 ALUSTA AS DESTINATION

If an instruction writes to ALUSTA, the Z, C, DC and OV bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF ALUSTA will clear register ALUSTA and then set the Z bit leaving 0000 0100b in the register.

#### 18.1.2 PCL AS SOURCE OR DESTINATION

Read, write or read-modify-write on PCL may have the following results:

Read PC:  $PCH \rightarrow PCLATH$ ;  $PCL \rightarrow dest$ 

Write PCL: PCLATH  $\rightarrow$  PCH;

8-bit destination value → PCL

Read-Modify-Write: PCL→ ALU operand

PCLATH → PCH; 8-bit result → PCL

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

#### 18.1.3 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write (R-M-W)). The user should keep this in mind when operating on some special function registers, such as ports.

Note: Status bits that are manipulated by the device (including the interrupt flag bits) are set or cleared in the Q1 cycle. So, there is no issue on doing R-M-W instructions on registers which contain these bits

NOTES:

#### PIC17C7XX ELECTRICAL CHARACTERISTICS

#### **Absolute Maximum Ratings †**

Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 V to +7.5 V
Voltage on MCLR with respect to Vss (Note 2)	0.3 V to +14 V
Voltage on RA2 and RA3 with respect to Vss	0.3 V to +8.5 V
Voltage on all other pins with respect to Vss	0.3 V to VDD + 0.3 V
Total power dissipation (Note 1)	1.0 W
Maximum current out of Vss pin(s) - total (@ 70°C)	500 mA
Maximum current into VDD pin(s) - total (@ 70°C)	500 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin (except RA2 and RA3)	35 mA
Maximum output current sunk by RA2 or RA3 pins	60 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA and PORTB (combined)	150 mA
Maximum current sourced by PORTA and PORTB (combined)	100 mA
Maximum current sunk by PORTC, PORTD and PORTE (combined)	150 mA
Maximum current sourced by PORTC, PORTD and PORTE (combined)	100 mA
Maximum current sunk by PORTF and PORTG (combined)	150 mA
Maximum current sourced by PORTF and PORTG (combined)	100 mA
Maximum current sunk by PORTH and PORTJ (combined)	150 mA
Maximum current sourced by PORTH and PORTJ (combined)	100 mA
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\sum$ IOH} + $\sum$ {(VDD-Vertical VDD - VDD x - $\sum$ IOH) + $\sum$ {(VDD-VDD - VDD x - $\sum$ IOH) + $\sum$ {(VDD-VDD - VDD x - $\sum$ IOH) + $\sum$ {(VDD-VDD - VDD x - $\sum$ IOH) + $\sum$ {(VDD-VDD - VDD x - $\sum$ IOH) + $\sum$ {(VDD-VDD - $\sum$ IOH) + $\sum$ IOH) + $\sum$ {(VDD-VDD - $\sum$ IOH) + $\sum$ {(VDD-VDD - $\sum$ IOH) + $\sum$ {(VDD-VDD - $\sum$ IOH) + $\sum$ IOH) + $\sum$ {(VDD-VDD - $\sum$ IOH) + $\sum$ {(VDD-VDD - $\sum$ IOH) + $\sum$ IOH) + $\sum$ {(VDD-VDD - $\sum$ IOH) + $\sum$ {(VDD-VDD - $\sum$ IOH) + $\sum$ IOH) + $\sum$ {(VDD-VDD - $\sum$ IOH) + $\sum$ {(VDD-VDD - $\sum$ IOH) + $\sum$ IOH) + $\sum$ {(VDD-VDD - $\sum$ IOH) + $\sum$ IOH) + $\sum$ {(VDD-VDD - $\sum$ IOH) + $\sum$ {(VDD-VDD - $\sum$ IOH) + IOH) + $\sum$ IOH) +	OH) $x$ IOH} + $\sum$ (VOL $x$ IOL)

2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100  $\Omega$  should be used when applying a "low" level to the  $\overline{MCLR}$  pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

FIGURE 21-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD





FIGURE 21-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



Bus Collision During a RESTART Condition	173	Configuration	
Bus Collision During a START Condition	171	Bits	192
Bus Collision During a STOP Condition	174	Locations	192
Bus Collision Interrupt Enable, BCLIE	36	Oscillator	17, 192
Bus Collision Interrupt Flag bit, BCLIF	38	Word	191
C		CPFSEQ	209
C	11, 51	CPFSGT	209
CA1/PR3	102	CPFSLT	210
CA1ED0	101	CPUSTA	52, 194
CA1ED1	101	Crystal Operation, Overtone Crystals	18
CA1IE	35	Crystal or Ceramic Resonator Operation	18
CA1IF	37	Crystal Oscillator	17
CA1OVF	102	D	
CA2ED0	101	D/Ā	134
CA2ED1	101	Data Memory	
CA2H		GPR	43, 46
CA2IE	*	Indirect Addressing	,
CA2IF	,	Organization	
CA2L	,	SFR	
CA2OVF	,	Data Memory Banking	
CA3H		Data/Address bit, D/A	
CA3IE		DAW	
CA3IF		DC	
CA3L		DDRB	,
CA4H		DDRC	, -,
CA4IE		DDRD	
CA4IF		DDRE	-, -, -
Calculating Baud Rate Error		DDRF	, ,
CALL		DDRG	
Capacitor Selection		DECF	• • • • • • • • • • • • • • • • • • • •
Ceramic Resonators	18	DECFSNZ	
Crystal Oscillator		DECFSZ	
Capture		Delay From External Clock Edge	
Capture Sequence to Read Example		Digit Borrow	
Capture1	110	Digit Carry (DC)	
Mode	101	Duty Cycle	
Overflow		F	
Capture1 Interrupt	,	Electrical Characteristics	
Capture2		PIC17C752/756	
Mode	101	Absolute Maximum Ratings	230
Overflow		Capture Timing	
Capture2 Interrupt	- ,	CLKOUT and I/O Timing	
Capture3 Interrupt Enable, CA3IE		DC Characteristics	
Capture3 Interrupt Flag bit, CA3IF		External Clock Timing	
Capture4 Interrupt Enable, CA4IE		Memory Interface Read Timing	
Capture4 Interrupt Flag bit, CA4IF		Memory Interface Write Timing	
Carry (C)		Parameter Measurement Information	
Ceramic Resonators		Reset, Watchdog Timer, Oscillator Start-up	
Circular Buffer		Timer and Power-up Timer Timing	
CKE		Timer Clock Timing	
CKP	_	Timer1, Timer2 and Timer3 Clock Timing	
Clearing the Prescaler		Timing Parameter Symbology	
Clock Polarity Select bit, CKP		USART Module Synchronous Receive Timi	
Clock/Instruction Cycle (Figure)		USART Module Synchronous Transmission	•
Clocking Scheme/Instruction Cycle		Timing	
CLRF		EPROM Memory Access Time Order Suffix	
CLRWDT		Errata	
Code Examples	200	Extended Microcontroller	
Indirect Addressing	55	Extended Microcontroller Mode	
Loading the SSPBUF register		External Memory Interface	
•		External Program Memory Waveforms	
Saving Status and WREG in RAM Table Read		External Frogram Memory Wavelonis	٠٠٠٠٠٠٠٠ ٢٠
Table Write			
Code Protection			
COME	195		

F		Bus Collision	170
Family of Devices		Acknowledge	170
PIC17C75X	8	RESTART Condition	173
FERR	125	RESTART Condition Timing (Case1)	173
Flowcharts		RESTART Condition Timing (Case2)	173
Acknowledge	166	START Condition	171
Master Receiver	163	START Condition Timing	171, 172
Master Transmit	160	STOP Condition	174
RESTART Condition		STOP Condition Timing (Case1)	174
Start Condition		STOP Condition Timing (Case2)	
STOP Condition		Transmit Timing	
FOSC0		Bus Collision Timing	
FOSC1		Clock Arbitration	
FS0		Clock Arbitration Timing (Master Transmit)	
FS1		Conditions to not give ACK Pulse	
FS2		General Call Address Support	
		Master Mode	
FS3		Master Mode 7-bit Reception timing	
FSR0		Master Mode Operation	
FSR1	54	Master Mode Start Condition	
G		Master Mode Start Condition	
GCE			
General Call Address Sequence	149	Master Mode Transmit Sequence	
General Call Address Support	149	Master Transmit Flowchart	
General Call Enable bit, GCE	136	Multi-Master Communication	
General Format for Instructions	198	Multi-master Mode	
General Purpose RAM		Operation	
General Purpose RAM Bank		Repeat Start Condition timing	
General Purpose Register (GPR)		RESTART Condition Flowchart	157
GLINTD39, 52,		Slave Mode	144
Global Interrupt Disable bit, GLINTD		Slave Reception	145
GOTO		Slave Transmission	146
		SSPBUF	144
GPR (General Purpose Register)		Start Condition Flowchart	155
GPR Banks	57	Stop Condition Flowchart	168
Graphs	_,	Stop Condition Receive or Transmit timing	
RC Oscillator Frequency vs. VDD (CEXT = 100 p		Stop Condition timing	
RC Oscillator Frequency vs. VDD (CEXT = 22 pF	•	Waveforms for 7-bit Reception	
RC Oscillator Frequency vs. VDD (CEXT = 300 p	•	Waveforms for 7-bit Transmission	
Transconductance of LF Oscillator vs.VDD		I <sup>2</sup> C Module Address Register, SSPADD	
Transconductance of XT Oscillator vs. VDD	270	I <sup>2</sup> C Slave Mode	
Typical RC Oscillator vs. Temperature	267	INCF	
H		INCFSNZ	
Hardware Multiplier	67		
1		INCFSZ	
I/O Ports		In-Circuit Serial Programming	
Bi-directional	93	INDF0	
I/O Ports	71	INDF1	54
Programming Considerations		Indirect Addressing	
Read-Modify-Write Instructions		Indirect Addressing	
Successive Operations		Operation	
1 <sup>2</sup> C	142	Registers	54
		Initializing PORTB	
I2C Input		Initializing PORTC	78
<sup>12</sup> C Master Mode Receiver Flow Chart		Initializing PORTD	80
<sup>12</sup> C Master Mode Reception		Initializing PORTE82	2, 84, 86
<sup>12</sup> C Master Mode RESTART Condition		INSTA	48
I <sup>2</sup> C Mode Selection	143	Instruction Flow/Pipelining	
I <sup>2</sup> C Module		Instruction Set	
Acknowledge Flow Chart	166	ADDLW	202
Acknowledge Sequence Timing	165	ADDWF	
Addressing	145	ADDWF	
Baud Rate Generator	153	ANDLW	
Block Diagram	151	ANDWF	
BRG Block Diagram		BCF	
BRG Reset due to SDA Collision			
BRG Timing		BSF	
Bus Arbitration		BTFSC	
	•	BTFSS	206

### Worldwide Sales and Service

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support
Web Address:
www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511

Fax: 86-28-8665-7889 China - Chongging

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187

Fax: 86-571-2819-3189
China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533

Fax: 86-21-5407-5533

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200

Fax: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka

Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** 

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869

Fax: 44-118-921-5820

11/29/12