



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	32KB (16K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	902 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.23x24.23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic17c756at-33e-l">https://www.e-xfl.com/product-detail/microchip-technology/pic17c756at-33e-l</a>

## 6.2 Peripheral Interrupt Enable Register1 (PIE1) and Register2 (PIE2)

These registers contains the individual enable bits for the peripheral interrupts.

**REGISTER 6-2: PIE1 REGISTER (ADDRESS: 17h, BANK 1)**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE
bit 7							bit 0

- |       |                                                                                                                                                               |
|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| bit 7 | <b>RBIE:</b> PORTB Interrupt-on-Change Enable bit<br>1 = Enable PORTB interrupt-on-change<br>0 = Disable PORTB interrupt-on-change                            |
| bit 6 | <b>TMR3IE:</b> TMR3 Interrupt Enable bit<br>1 = Enable TMR3 interrupt<br>0 = Disable TMR3 interrupt                                                           |
| bit 5 | <b>TMR2IE:</b> TMR2 Interrupt Enable bit<br>1 = Enable TMR2 interrupt<br>0 = Disable TMR2 interrupt                                                           |
| bit 4 | <b>TMR1IE:</b> TMR1 Interrupt Enable bit<br>1 = Enable TMR1 interrupt<br>0 = Disable TMR1 interrupt                                                           |
| bit 3 | <b>CA2IE:</b> Capture2 Interrupt Enable bit<br>1 = Enable Capture2 interrupt<br>0 = Disable Capture2 interrupt                                                |
| bit 2 | <b>CA1IE:</b> Capture1 Interrupt Enable bit<br>1 = Enable Capture1 interrupt<br>0 = Disable Capture1 interrupt                                                |
| bit 1 | <b>TX1IE:</b> USART1 Transmit Interrupt Enable bit<br>1 = Enable USART1 Transmit buffer empty interrupt<br>0 = Disable USART1 Transmit buffer empty interrupt |
| bit 0 | <b>RC1IE:</b> USART1 Receive Interrupt Enable bit<br>1 = Enable USART1 Receive buffer full interrupt<br>0 = Disable USART1 Receive buffer full interrupt      |

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR Reset	'1' = Bit is set	'0' = Bit is cleared      x = Bit is unknown

## 10.7 PORTG and DDRG Registers

PORTG is an 8-bit wide, bi-directional port. The corresponding data direction register is DDRG. A '1' in DDRG configures the corresponding port pin as an input. A '0' in the DDRG register configures the corresponding port pin as an output. Reading PORTG reads the status of the pins, whereas writing to PORTG will write to the port latch.

The lower four bits of PORTG are multiplexed with four channels of the 10-bit A/D converter.

The remaining bits of PORTG are multiplexed with peripheral output and inputs. RG4 is multiplexed with the CAP3 input, RG5 is multiplexed with the PWM3 output, RG6 and RG7 are multiplexed with the USART2 functions.

Upon RESET, RG3:RG0 is automatically configured as analog inputs and must be configured in software to be a digital I/O.

Example 10-7 shows the instruction sequence to initialize PORTG. The Bank Select Register (BSR) must be selected to Bank 5 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.


### EXAMPLE 10-7: INITIALIZING PORTG

```

MOVLB 5           ; Select Bank 5
MOVLW 0x0E        ; Configure PORTG as
MOVWF WREG, ADCON1 ; digital
CLRF PORTG, F     ; Initialize PORTG data
; latches before
; the data direction
; register
MOVLW 0x03        ; Value used to init
; data direction
MOVWF DDRG         ; Set RG<1:0> as inputs
; RG<7:2> as outputs

```

**FIGURE 10-14: BLOCK DIAGRAM OF RG3:RG0**




**TABLE 14-4: BAUD RATES FOR SYNCHRONOUS MODE**

BAUD RATE (K)	FOSC = 33 MHz			FOSC = 25 MHz			FOSC = 20 MHz			FOSC = 16 MHz		
	KBAUD	%ERROR	SPBRG VALUE (DECIMAL)	KBAUD	%ERROR	SPBRG VALUE (DECIMAL)	KBAUD	%ERROR	SPBRG VALUE (DECIMAL)	KBAUD	%ERROR	SPBRG VALUE (DECIMAL)
0.3	NA	—	—	NA	—	—	NA	—	—	NA	—	—
1.2	NA	—	—	NA	—	—	NA	—	—	NA	—	—
2.4	NA	—	—	NA	—	—	NA	—	—	NA	—	—
9.6	NA	—	—	NA	—	—	NA	—	—	NA	—	—
19.2	NA	—	—	NA	—	—	19.53	+1.73	255	19.23	+0.16	207
76.8	77.10	+0.39	106	77.16	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	95.93	-0.07	85	96.15	+0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	294.64	-1.79	27	297.62	-0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	485.29	-2.94	16	480.77	-3.85	12	500	0	9	500	0	7
HIGH	8250	—	0	6250	—	0	5000	—	0	4000	—	0
LOW	32.22	—	255	24.41	—	255	19.53	—	255	15.625	—	255
BAUD RATE (K)	FOSC = 10 MHz			FOSC = 7.159 MHz			FOSC = 5.068 MHz			FOSC = 3.579 MHz		
	KBAUD	%ERROR	SPBRG VALUE (DECIMAL)	KBAUD	%ERROR	SPBRG VALUE (DECIMAL)	KBAUD	%ERROR	SPBRG VALUE (DECIMAL)	KBAUD	%ERROR	SPBRG VALUE (DECIMAL)
0.3	NA	—	—	NA	—	—	NA	—	—	NA	—	—
1.2	NA	—	—	NA	—	—	NA	—	—	NA	—	—
2.4	NA	—	—	NA	—	—	NA	—	—	NA	—	—
9.6	9.766	+1.73	255	9.622	+0.23	185	9.6	0	131	9.6	0	131
19.2	19.23	+0.16	129	19.24	+0.23	92	19.2	0	65	19.2	0	65
76.8	75.76	-1.36	32	77.82	+1.32	22	79.2	+3.13	15	79.2	+3.13	15
96	96.15	+0.16	25	94.20	-1.88	18	97.48	+1.54	12	97.48	+1.54	12
300	312.5	+4.17	7	298.3	-0.57	5	316.8	+5.60	3	316.8	+5.60	3
500	500	0	4	NA	—	—	NA	—	—	NA	—	—
HIGH	2500	—	0	1789.8	—	0	1267	—	0	1267	—	0
LOW	9.766	—	255	6.991	—	255	4.950	—	255	4.950	—	255
BAUD RATE (K)	FOSC = 3.579 MHz			FOSC = 1 MHz			FOSC = 32.768 kHz			FOSC = 3.579 MHz		
	KBAUD	%ERROR	SPBRG VALUE (DECIMAL)	KBAUD	%ERROR	SPBRG VALUE (DECIMAL)	KBAUD	%ERROR	SPBRG VALUE (DECIMAL)	KBAUD	%ERROR	SPBRG VALUE (DECIMAL)
0.3	NA	—	—	NA	—	—	0.303	+1.14	26	0.303	+1.14	26
1.2	NA	—	—	1.202	+0.16	207	1.170	-2.48	6	1.170	-2.48	6
2.4	NA	—	—	2.404	+0.16	103	NA	—	—	NA	—	—
9.6	9.622	+0.23	92	9.615	+0.16	25	NA	—	—	NA	—	—
19.2	19.04	-0.83	46	19.24	+0.16	12	NA	—	—	NA	—	—
76.8	74.57	-2.90	11	83.34	+8.51	2	NA	—	—	NA	—	—
96	99.43	-3.57	8	NA	—	—	NA	—	—	NA	—	—
300	298.3	-0.57	2	NA	—	—	NA	—	—	NA	—	—
500	NA	—	—	NA	—	—	NA	—	—	NA	—	—
HIGH	894.9	—	0	250	—	0	8.192	—	0	8.192	—	0
LOW	3.496	—	255	0.976	—	255	0.032	—	255	0.032	—	255

# PIC17C7XX

**FIGURE 14-4: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)**



**TABLE 14-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 1	PIR1	RBIFF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG1	Serial Port Transmit Register (USART1)								xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	0000 --1x	0000 --1u
17h, Bank 0	SPBRG1	Baud Rate Generator Register (USART1)								0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 4	TXREG2	Serial Port Transmit Register (USART2)								xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	0000 --1x	0000 --1u
17h, Bank 4	SPBRG2	Baud Rate Generator Register (USART2)								0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as a '0'. Shaded cells are not used for asynchronous transmission.

# PIC17C7XX

---

**TABLE 14-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	0000 --1x	0000 --1u
16h, Bank 0	TXREG1	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
17h, Bank 0	SPBRG1	Baud Rate Generator Register								0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 4	TXREG2	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	0000 --1x	0000 --1u
17h, Bank 4	SPBRG2	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as a '0'. Shaded cells are not used for synchronous slave transmission.

**TABLE 14-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG1	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	0000 --1x	0000 --1u
17h, Bank 0	SPBRG1	Baud Rate Generator Register								0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 4	RCREG2	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	0000 --1x	0000 --1u
17h, Bank 4	SPBRG2	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as a '0'. Shaded cells are not used for synchronous slave reception.

# PIC17C7XX

## REGISTER 15-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS: 13h, BANK 6)


R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	P	S	R/W	UA	BF
bit 7				bit 0			

- bit 7      **SMP:** Sample bit  
SPI Master mode:  
 1 = Input data sampled at end of data output time  
 0 = Input data sampled at middle of data output time  
SPI Slave mode:  
 SMP must be cleared when SPI is used in Slave mode  
In I<sup>2</sup>C Master or Slave mode:  
 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz)  
 0 = Slew rate control enabled for High Speed mode (400 kHz)
- bit 6      **CKE:** SPI Clock Edge Select (Figure 15-6, Figure 15-8 and Figure 15-9)  
CKP = 0:  
 1 = Data transmitted on rising edge of SCK  
 0 = Data transmitted on falling edge of SCK  
CKP = 1:  
 1 = Data transmitted on falling edge of SCK  
 0 = Data transmitted on rising edge of SCK
- bit 5      **D/A:** Data/Address bit (I<sup>2</sup>C mode only)  
 1 = Indicates that the last byte received or transmitted was data  
 0 = Indicates that the last byte received or transmitted was address
- bit 4      **P:** STOP bit  
(I<sup>2</sup>C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)  
 1 = Indicates that a STOP bit has been detected last (this bit is '0' on RESET)  
 0 = STOP bit was not detected last
- bit 3      **S:** START bit  
(I<sup>2</sup>C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)  
 1 = Indicates that a START bit has been detected last (this bit is '0' on RESET)  
 0 = START bit was not detected last
- bit 2      **R/W:** Read/Write bit Information (I<sup>2</sup>C mode only)  
This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next START bit, STOP bit, or not ACK bit.  
In I<sup>2</sup>C Slave mode:  
 1 = Read  
 0 = Write  
In I<sup>2</sup>C Master mode:  
 1 = Transmit is in progress  
 0 = Transmit is not in progress  
 Or'ing this bit with SEN, RSEN, PEN, RCEN, or ACKEN will indicate if the MSSP is in IDLE mode.
- bit 1      **UA:** Update Address (10-bit I<sup>2</sup>C mode only)  
 1 = Indicates that the user needs to update the address in the SSPADD register  
 0 = Address does not need to be updated
- bit 0      **BF:** Buffer Full Status bit  
 Receive (SPI and I<sup>2</sup>C modes)  
 1 = Receive complete, SSPBUF is full  
 0 = Receive not complete, SSPBUF is empty  
 Transmit (I<sup>2</sup>C mode only)  
 1 = Data transmit in progress (does not include the ACK and STOP bits), SSPBUF is full  
 0 = Data transmit complete (does not include the ACK and STOP bits), SSPBUF is empty

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR Reset	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown

**FIGURE 15-15: I<sup>2</sup>C SLAVE-RECEIVER (10-BIT ADDRESS)**



A typical transmit sequence would go as follows:


- a) The user generates a START Condition by setting the START enable bit (SEN) in SSPCON2.
- b) SSPIF is set. The module will wait the required START time before any other operation takes place.
- c) The user loads the SSPBUF with address to transmit.
- d) Address is shifted out the SDA pin until all 8 bits are transmitted.
- e) The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- f) The module generates an interrupt at the end of the ninth clock cycle by setting SSPIF.
- g) The user loads the SSPBUF with eight bits of data.
- h) DATA is shifted out the SDA pin until all 8 bits are transmitted.
- i) The MSSP Module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- j) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) The user generates a STOP condition by setting the STOP enable bit PEN in SSPCON2.
- l) Interrupt is generated once the STOP condition is complete.

## 15.2.8 BAUD RATE GENERATOR


In I<sup>2</sup>C Master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 15-18). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (Tcy), on the Q2 and Q4 clock.

In I<sup>2</sup>C Master mode, the BRG is reloaded automatically. If Clock Arbitration is taking place, for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 15-19).


**FIGURE 15-18: BAUD RATE GENERATOR BLOCK DIAGRAM**



**FIGURE 15-19: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION**



**FIGURE 15-26: I<sup>2</sup>C MASTER MODE TIMING (TRANSMISSION, 7 OR 10-BIT ADDRESS)**



### 15.2.18.1 Bus Collision During a START Condition

During a START condition, a bus collision occurs if:

- SDA or SCL are sampled low at the beginning of the START condition (Figure 15-35).
- SCL is sampled low before SDA is asserted low (Figure 15-36).

During a START condition, both the SDA and the SCL pins are monitored.

If:

the SDA pin is already low  
or the SCL pin is already low,

then:


the START condition is aborted,  
and the BCLIF flag is set,  
and the SSP module is reset to its IDLE state  
(Figure 15-35).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to '0'. If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 15-37). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0 and during this time, if the SCL pin is sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

**Note:** The reason that bus collision is not a factor during a START condition is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the START condition and if the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start, or Stop conditions.

**FIGURE 15-35: BUS COLLISION DURING START CONDITION (SDA ONLY)**



## 16.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has twelve analog inputs for the PIC17C75X devices and sixteen for the PIC17C76X devices.

The analog input charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation. This A/D conversion of the analog input signal, results in a corresponding 10-bit digital number.

The analog reference voltages (positive and negative supply) are software selectable to either the device's supply voltages (AVDD, AVss), or the voltage level on the RG3/AN0/VREF+ and RG2/AN1/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D clock must be derived from the A/D's internal RC oscillator.

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register0 (ADCON0)
- A/D Control Register1 (ADCON1)

The ADCON0 register, shown in Register 16-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 16-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RG3 and RG2 can also be the voltage references), or as digital I/O.

### REGISTER 16-1: ADCON0 REGISTER (ADDRESS: 14h, BANK 5)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0
CHS3	CHS2	CHS1	CHS0	—	GO/DONE	—	ADON
bit 7							bit 0

bit 7-4	<b>CHS3:CHS0:</b> Analog Channel Select bits 0000 = channel 0, (AN0) 0001 = channel 1, (AN1) 0010 = channel 2, (AN2) 0011 = channel 3, (AN3) 0100 = channel 4, (AN4) 0101 = channel 5, (AN5) 0110 = channel 6, (AN6) 0111 = channel 7, (AN7) 1000 = channel 8, (AN8) 1001 = channel 9, (AN9) 1010 = channel 10, (AN10) 1011 = channel 11, (AN11) 1100 = channel 12, (AN12) (PIC17C76X only) 1101 = channel 13, (AN13) (PIC17C76X only) 1110 = channel 14, (AN14) (PIC17C76X only) 1111 = channel 15, (AN15) (PIC17C76X only) 11xx = <b>RESERVED</b> , do not select (PIC17C75X only)
bit 3	<b>Unimplemented:</b> Read as '0'
bit 2	<b>GO/DONE:</b> A/D Conversion Status bit  <u>If ADON = 1:</u> 1 = A/D conversion in progress (setting this bit starts the A/D conversion, which is automatically cleared by hardware when the A/D conversion is complete) 0 = A/D conversion not in progress
bit 1	<b>Unimplemented:</b> Read as '0'
bit 0	<b>ADON:</b> A/D On bit 1 = A/D converter module is operating 0 = A/D converter module is shut-off and consumes no operating current

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR Reset	'1' = Bit is set	'0' = Bit is cleared      x = Bit is unknown

## 18.2 Q Cycle Activity

Each instruction cycle (Tcy) is comprised of four Q cycles (Q1-Q4). The Q cycle is the same as the device oscillator cycle (Tosc). The Q cycles provide the timing/designation for the Decode, Read, Process Data, Write, etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The four Q cycles that make up an instruction cycle (Tcy) can be generalized as:

Q1: Instruction Decode Cycle or forced No operation


Q2: Instruction Read Cycle or No operation

Q3: Process the Data

Q4: Instruction Write Cycle or No operation

Each instruction will show the detailed Q cycle operation for the instruction.

**FIGURE 18-2: Q CYCLE ACTIVITY**



<b>SWAPF</b>	<b>Swap f</b>				
Syntax:	[ <i>label</i> ] SWAPF f,d				
Operands:	$0 \leq f \leq 255$ $d \in [0,1]$				
Operation:	$f<3:0> \rightarrow \text{dest}<7:4>;$ $f<7:4> \rightarrow \text{dest}<3:0>$				
Status Affected:	None				
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>0001</td><td>110d</td><td>ffff</td><td>ffff</td></tr> </table>	0001	110d	ffff	ffff
0001	110d	ffff	ffff		
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed in register 'f'.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		

Example: SWAPF REG, 0

Before Instruction  
REG = 0x53

After Instruction  
REG = 0x35

<b>TABLRD</b>	<b>Table Read</b>				
Syntax:	[ <i>label</i> ] TABLRD t,i,f				
Operands:	$0 \leq f \leq 255$ $i \in [0,1]$ $t \in [0,1]$				
Operation:	If $t = 1$ , TBLATH $\rightarrow f$ ; If $t = 0$ , TBLATL $\rightarrow f$ ; Prog Mem (TBLPTR) $\rightarrow$ TBLAT; If $i = 1$ , TBLPTR + 1 $\rightarrow$ TBLPTR If $i = 0$ , TBLPTR is unchanged				
Status Affected:	None				
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1010</td><td>10ti</td><td>ffff</td><td>ffff</td></tr> </table>	1010	10ti	ffff	ffff
1010	10ti	ffff	ffff		
Description:	<ol style="list-style-type: none"> <li>1. A byte of the table latch (TBLAT) is moved to register file 'f'. If <math>t = 1</math>: the high byte is moved; If <math>t = 0</math>: the low byte is moved.</li> <li>2. Then, the contents of the program memory location pointed to by the 16-bit Table Pointer (TBLPTR) are loaded into the 16-bit Table Latch (TBLAT).</li> <li>3. If <math>i = 1</math>: TBLPTR is incremented; If <math>i = 0</math>: TBLPTR is not incremented.</li> </ol>				
Words:	1				
Cycles:	2 (3-cycle if f = PCL)				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register TBLATH or TBLATL	Process Data	Write register 'f'		
No operation	No operation (Table Pointer on Address bus)	No operation	No operation (OE goes low)		

# PIC17C7XX

---

<b>TLWT      Table Latch Write</b>									
Syntax:	[ <i>label</i> ] TLWT t,f								
Operands:	0 ≤ f ≤ 255 t ∈ [0,1]								
Operation:	If t = 0, f → TBLATL; If t = 1, f → TBLATH								
Status Affected:	None								
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>1010</td><td>01tx</td><td>ffff</td><td>ffff</td></tr></table>	1010	01tx	ffff	ffff				
1010	01tx	ffff	ffff						
Description:	Data from file register 'f' is written into the 16-bit table latch (TBLAT). If t = 1; high byte is written If t = 0; low byte is written This instruction is used in conjunction with TABLWT to transfer data from data memory to program memory.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	<table border="1" style="display: inline-table; vertical-align: middle;"><tr><th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr><tr><td>Decode</td><td>Read register 'f'</td><td>Process Data</td><td>No operation</td></tr></table>	Q1	Q2	Q3	Q4	Decode	Read register 'f'	Process Data	No operation
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Process Data	No operation						
	<table border="1" style="display: inline-table; vertical-align: middle;"><tr><th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr><tr><td>Decode</td><td>Read register 'f'</td><td>Process Data</td><td>No operation</td></tr></table>	Q1	Q2	Q3	Q4	Decode	Read register 'f'	Process Data	No operation
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Process Data	No operation						

Example:      TLWT      t, RAM

Before Instruction

```
t      = 0
RAM   = 0xB7
TBLAT = 0x0000 (TBLATH = 0x00)
          (TBLATL = 0x00)
```

After Instruction

```
RAM   = 0xB7
TBLAT = 0x00B7 (TBLATH = 0x00)
          (TBLATL = 0xB7)
```

Before Instruction

```
t      = 1
RAM   = 0xB7
TBLAT = 0x0000 (TBLATH = 0x00)
          (TBLATL = 0x00)
```

After Instruction

```
RAM   = 0xB7
TBLAT = 0xB700 (TBLATH = 0xB7)
          (TBLATL = 0x00)
```

<b>TSTFSZ      Test f, skip if 0</b>									
Syntax:	[ <i>label</i> ] TSTFSZ f								
Operands:	0 ≤ f ≤ 255								
Operation:	skip if f = 0								
Status Affected:	None								
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0011</td><td>0011</td><td>ffff</td><td>ffff</td></tr></table>	0011	0011	ffff	ffff				
0011	0011	ffff	ffff						
Description:	If 'f' = 0, the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed, making this a two-cycle instruction.								
Words:	1								
Cycles:	1 (2)								
Q Cycle Activity:	<table border="1" style="display: inline-table; vertical-align: middle;"><tr><th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr><tr><td>No operation</td><td>No operation</td><td>No operation</td><td>No operation</td></tr></table>	Q1	Q2	Q3	Q4	No operation	No operation	No operation	No operation
Q1	Q2	Q3	Q4						
No operation	No operation	No operation	No operation						
If skip:	<table border="1" style="display: inline-table; vertical-align: middle;"><tr><th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr><tr><td>No operation</td><td>No operation</td><td>No operation</td><td>No operation</td></tr></table>	Q1	Q2	Q3	Q4	No operation	No operation	No operation	No operation
Q1	Q2	Q3	Q4						
No operation	No operation	No operation	No operation						

Example:      HERE      TSTFSZ      CNT
 NZERO      :
 ZERO      :

Before Instruction

PC = Address (HERE)

After Instruction

If CNT	=	0x00,
PC	=	Address (ZERO)
If CNT	¼	0x00,
PC	=	Address (NZERO)

**TABLE 19-1: DEVELOPMENT TOOLS FROM MICROCHIP**

	MPLAB® Integrated Development Environment	MPLAB® C17 C Compiler	MPLAB® C18 C Compiler	MPASM™ Assembler/ MPLINK™ Object Linker	MPLAB® ICE In-Circuit Emulator	ICEPIC™ In-Circuit Emulator	MPLAB® ICD In-Circuit Debugger	Demo Boards and Eval Kits	Programmers	Debuggers	Emulators	Software Tools
MCP2510												
MCRFXXX												
HCSXXX												
24CXX/ 25CXX/ 93CXX												
PI18CXX2	✓											
PI17C7XX	✓	✓	✓									
PI17C4X	✓	✓	✓									
PI16C9XX	✓	✓										
PI16F8XX	✓	✓										
PI16C8X	✓	✓										
PI16C7XX	✓	✓										
PI16F62X	✓	✓										
PI16CXXX	✓	✓										
PI16C6X	✓	✓										
PI16C5X	✓	✓										
PI14000	✓											
PI12CXXX	✓											

\* Contact the Microchip Technology Inc. web site at [www.microchip.com](http://www.microchip.com) for information on how to use the MPLAB® ICD In-Circuit Debugger (DV164001) with PIC16C62, 63, 64, 65, 72, 73, 74, 76, 77.

\*\* Contact Microchip Technology Inc. for availability date.

† Development tool is available on select devices.

## 20.0 PIC17C7XX ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings †


Ambient temperature under bias.....	-55°C to +125°C
Storage temperature .....	-65°C to +150°C
Voltage on VDD with respect to Vss .....	0 V to +7.5 V
Voltage on <u>MCLR</u> with respect to Vss ( <b>Note 2</b> ) .....	-0.3 V to +14 V
Voltage on RA2 and RA3 with respect to Vss.....	-0.3 V to +8.5 V
Voltage on all other pins with respect to Vss .....	-0.3 V to VDD + 0.3 V
Total power dissipation ( <b>Note 1</b> ) .....	1.0 W
Maximum current out of Vss pin(s) - total (@ 70°C) .....	500 mA
Maximum current into VDD pin(s) - total (@ 70°C).....	500 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > VDD$ ).....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > VDD$ ) .....	$\pm 20$ mA
Maximum output current sunk by any I/O pin (except RA2 and RA3).....	35 mA
Maximum output current sunk by RA2 or RA3 pins .....	60 mA
Maximum output current sourced by any I/O pin .....	20 mA
Maximum current sunk by PORTA and PORTB (combined).....	150 mA
Maximum current sourced by PORTA and PORTB (combined) .....	100 mA
Maximum current sunk by PORTC, PORTD and PORTE (combined).....	150 mA
Maximum current sourced by PORTC, PORTD and PORTE (combined) .....	100 mA
Maximum current sunk by PORTF and PORTG (combined) .....	150 mA
Maximum current sourced by PORTF and PORTG (combined).....	100 mA
Maximum current sunk by PORTH and PORTJ (combined).....	150 mA
Maximum current sourced by PORTH and PORTJ (combined) .....	100 mA

**Note 1:** Power dissipation is calculated as follows:  $P_{dis} = VDD \times \{I_{DD} - \sum I_{OH}\} + \sum \{(VDD-V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$

**2:** Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100  $\Omega$  should be used when applying a "low" level to the MCLR pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**FIGURE 20-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET TIMING**




**TABLE 20-3: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS**

Param. No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
30	TmCL	MCLR Pulse Width (low)	100	—	—	ns	VDD = 5V
31	TWDT	Watchdog Timer Time-out Period (Postscale = 1)	5	12	25	ms	VDD = 5V
32	TOST	Oscillation Start-up Timer Period	—	1024Tosc	—	ms	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	40	96	200	ms	VDD = 5V
34	TIOZ	MCLR to I/O hi-impedance	100	—	—	ns	Depends on pin load
35	TmcL2adl	MCLR to System Interface bus (AD15:AD0>) invalid	—	—	100	ns	
		PIC17C7XX	—	—	120	ns	
36	TBOR	Brown-out Reset Pulse Width (low)	100	—	—	ns	VDD within VBOR limits (parameter D005)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

# PIC17C7XX

**FIGURE 20-15: SPI SLAVE MODE TIMING (CKE = 0)**



**TABLE 20-10: SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)**


Param. No.	Symbol	Characteristic		Min	Typ†	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input		Tcy	—	—	ns	
71	TscH	SCK input high time (Slave mode)	Continuous	1.25Tcy + 30	—	—	ns	
71A			Single Byte	40	—	—	ns	(Note 1)
72	TscL	SCK input low time (Slave mode)	Continuous	1.25Tcy + 30	—	—	ns	
72A			Single Byte	40	—	—	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	—	—	ns	
73A	Tb2B	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	—	—	ns	(Note 1)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	—	—	ns	
75	TdoR	SDO data output rise time		—	10	25	ns	
76	TdoF	SDO data output fall time		—	10	25	ns	
77	TssH2doZ	$\overline{SS} \uparrow$ to SDO output hi-impedance		10	—	50	ns	
78	TscR	SCK output rise time (Master mode)		—	10	25	ns	
79	TscF	SCK output fall time (Master mode)		—	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge		—	—	50	ns	
83	TscH2ssH, TscL2ssH	$\overline{SS} \uparrow$ after SCK edge		1.5Tcy + 40	—	—	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.


**Note 1:** Specification 73A is only required if specifications 71A and 72A are used.

# PIC17C7XX

**FIGURE 21-9: TYPICAL IDD vs. FOSC OVER VDD (XT MODE)**



**FIGURE 21-10: MAXIMUM IDD vs. FOSC OVER VDD (XT MODE)**



BTG.....	206
CALL.....	207
CLR.....	207
CLRWDT.....	208
COMF.....	208
CPFSEQ.....	209
CPFSGT.....	209
CPFSLT.....	210
DAW.....	210
DEC.....	211
DECFSNZ.....	212
DECFSZ.....	211
GOTO.....	212
INCF.....	213
INCFSNZ.....	214
INCFSZ.....	213
IORLW.....	214
IORWF.....	215
LCALL.....	215
MOVFP.....	216
MOVLB.....	216
MOVLR.....	217
MOVlw.....	217
MOVPF.....	218
MOVWF.....	218
MULLW.....	219
MULWF.....	219
NEGw.....	220
NOP.....	220
RETFIE.....	221
RETLW.....	221
RETURN.....	222
RLCF.....	222
RLNCF.....	223
RRCF.....	223
RRNCF.....	224
SETF.....	224
SLEEP.....	225
SUBLW.....	225
SUBWF.....	226
SUBWFB.....	226
SWAPF.....	227
TABL RD.....	227, 228
TABL WT.....	228, 229
TLRD.....	229
TLWT.....	230
TSTFSZ.....	230
XORLW.....	231
XORWF.....	231
Instruction Set Summary.....	197
Instructions	
TABLRD.....	64
TLRD.....	64
INT Pin.....	40
INTE.....	34
INTEDG.....	53, 97
Inter-Integrated Circuit ( $I^2C$ ).....	133
Internal Sampling Switch (Rss) Impedence.....	183
Interrupt on Change Feature.....	74
Interrupt Status Register (INTSTA).....	34
Interrupts	
A/D Interrupt.....	38
Bus Collision Interrupt.....	38
Capture1 Interrupt.....	37
Capture2 Interrupt.....	37
Capture3 Interrupt.....	38
Capture4 Interrupt.....	38
Context Saving.....	39
Flag bits	
TMR1IE.....	33
TMR1IF.....	33
TMR2IE.....	33
TMR2IF.....	33
TMR3IE.....	33
TMR3IF.....	33
Global Interrupt Disable.....	39
Interrupts.....	33
Logic.....	33
Operation.....	39
Peripheral Interrupt Enable.....	35
Peripheral Interrupt Request.....	37
PIE2 Register.....	36
PIR1 Register.....	37
PIR2 Register.....	38
PORTB Interrupt on Change.....	37
PWM.....	108
RA0/INT.....	39
Status Register.....	34
Synchronous Serial Port Interrupt.....	38
T0CKI Interrupt.....	39
Timing.....	40
TMR1 Overflow Interrupt.....	37
TMR2 Overflow Interrupt.....	37
TMR3 Overflow Interrupt.....	37
USART1 Receive Interrupt.....	37
USART1 Transmit Interrupt.....	37
USART2 Receive Interrupt.....	38
Vectors	
Peripheral Interrupt.....	39
Program Memory Locations.....	43
RA0/INT Interrupt.....	39
T0CKI Interrupt.....	39
Vectors/Priorities.....	39
Wake-up from SLEEP.....	194
INTF.....	34
INTSTA Register.....	34
IORLW.....	214
IORWF.....	215
IRBPU vs. VDD.....	274
<b>K</b>	
KeeLoq Evaluation and Programming Tools.....	236
<b>L</b>	
LCALL.....	54, 215
<b>M</b>	
Maps	
Register File Map.....	47
Memory	
External Interface.....	45
External Memory Waveforms.....	45
Memory Map (Different Modes).....	44
Mode Memory Access.....	44
Organization.....	43
Program Memory.....	43
Program Memory Map.....	43
Microcontroller.....	43
Microprocessor.....	43
Minimizing Current Consumption.....	195
MOVFP.....	46, 216
Moving Data Between Data and Program Memories.....	46
MOVLB.....	46, 216
MOVLR.....	217
MOVlw.....	217