



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	16KB (8K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	678 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c762-16-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



			v	DIC1	70767		2)		
Nomo	F		N	PICT				Description	
Name	DIP No.	PLCC No.	TQFP No.	PLCC No.	QFP No.	I/O/P Type	Buffer Type	Description	
								PORTG is a bi-directional I/O Port.	
RG0/AN3	32	34	24	42	30	I/O	ST	RG0 can also be analog input 3.	
RG1/AN2	31	33	23	41	29	I/O	ST	RG1 can also be analog input 2.	
RG2/AN1/VREF-	30	32	22	40	28	I/O	ST	RG2 can also be analog input 1, or	
								the ground reference voltage.	
RG3/AN0/VREF+	29	31	21	39	27	I/O	ST	RG3 can also be analog input 0, or the positive reference voltage.	
RG4/CAP3	35	38	27	46	33	I/O	ST	RG4 can also be the Capture3 input pin.	
RG5/PWM3	36	39	28	47	34	I/O	ST	RG5 can also be the PWM3 output pin.	
RG6/RX2/DT2	38	41	30	49	36	I/O	ST	RG6 can also be selected as the USART2 (SCI) Asynchronous Receive or USART2 (SCI) Synchronous Data.	
RG7/TX2/CK2	37	40	29	48	35	I/O	ST	RG7 can also be selected as the USART2 (SCI) Asynchronous Transmit or USART2 (SCI) Synchronous Clock.	
								PORTH is a bi-directional I/O Port. PORTH is only	
RH0	—	—	—	10	79	I/O	ST	available on the PIC17C76X devices.	
RH1	—	—	_	11	80	I/O	ST		
RH2	—	—	—	12	1	I/O	ST		
RH3	—	—	—	13	2	I/O	ST		
RH4/AN12	—	—	—	31	19	I/O	ST	RH4 can also be analog input 12.	
RH5/AN13	—	—	_	32	20	I/O	ST	RH5 can also be analog input 13.	
RH6/AN14	—	—	_	33	21	I/O	ST	RH6 can also be analog input 14.	
RH7/AN15	_	_		34	22	I/O	ST	RH7 can also be analog input 15.	
								PORTJ is a bi-directional I/O Port. PORTJ is only available on the PIC17C76X devices.	
RJ0	—	—	_	52	39	I/O	ST		
RJ1	—	—	—	53	40	I/O	ST		
RJ2	—	—	—	54	41	I/O	ST		
RJ3	—	—	_	55	42	I/O	ST		
RJ4	—	—	_	73	59	I/O	ST		
RJ5	_	—	_	74	60	1/0	SI		
R 17	_		_	75 76	62	1/O	SI		
TEST	16	17	8	21	10	1/0	ST	Test mode selection control input. Always tie to VSS for normal operation	
Vss	17, 33, 49, 64	19, 36, 53, 68	9, 25, 41, 56	23, 44, 65, 84	11, 31,	Ρ		Ground reference for logic and I/O pins.	
Vdd	1, 18,	2, 20,	10, 26,	24, 45,	12, 32,	Р		Positive supply for logic and I/O pins.	
A)/cc	34, 46	37, 49,	38, 57	01,2	48,71	Р		Cround reference for A/D converter	
AVSS	28	30	20	38	26	Р		This pin MUST be at the same potential as Vss.	
AVDD	27	29	19	37	25	Ρ		Positive supply for A/D converter. This pin MUST be at the same potential as VDD.	
NC	_	1, 18, 35, 52	_	1, 22, 43, 64	_			No Connect. Leave these pins unconnected.	

TABLE 3-1: PINOUT DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input

Note 1: The output is only available by the peripheral operation.

2: Open drain input/output pin. Pin forced to input upon any device RESET.

4.0 ON-CHIP OSCILLATOR CIRCUIT

The internal oscillator circuit is used to generate the device clock. Four device clock periods generate an internal instruction clock (TCY).

There are four modes that the oscillator can operate in. They are selected by the device configuration bits during device programming. These modes are:

- LF Low Frequency (Fosc \leq 2 MHz)
- XT Standard Crystal/Resonator Frequency (2 MHz \leq Fosc \leq 33 MHz)
- EC External Clock Input (Default oscillator configuration)
- RC External Resistor/Capacitor (Fosc \leq 4 MHz)

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on POR and BOR. The PWRT is designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external RESET, Watchdog Timer Reset, or through an interrupt.

Several oscillator options are made available to allow the part to better fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options.

4.1 Oscillator Configurations

4.1.1 OSCILLATOR TYPES

The PIC17CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LF Low Power Crystal
- XT Crystal/Resonator
- EC External Clock Input
- RC Resistor/Capacitor

The main difference between the LF and XT modes is the gain of the internal inverter of the oscillator circuit, which allows the different frequency ranges.

For more details on the device configuration bits, see Section 17.0.

4.1.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT or LF modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 4-2). The PIC17CXXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

For frequencies above 24 MHz, it is common for the crystal to be an overtone mode crystal. Use of overtone mode crystals require a tank circuit to attenuate the gain at the fundamental frequency. Figure 4-3 shows an example circuit.

4.1.3 OSCILLATOR/RESONATOR START-UP

As the device voltage increases from Vss, the oscillator will start its oscillations. The time required for the oscillator to start oscillating depends on many factors. These include:

- Crystal/resonator frequency
- Capacitor values used (C1 and C2)
- Device VDD rise time
- System temperature
- Series resistor value (and type) if used
- Oscillator mode selection of device (which selects the gain of the internal oscillator inverter)

Figure 4-1 shows an example of a typical oscillator/ resonator start-up. The peak-to-peak voltage of the oscillator waveform can be quite low (less than 50% of device VDD) when the waveform is centered at VDD/2 (refer to parameter #D033 and parameter #D043 in the electrical specification section).





5.1.5 BROWN-OUT RESET (BOR)

PIC17C7XX devices have on-chip Brown-out Reset circuitry. This circuitry places the device into a RESET when the device voltage falls below a trip point (BVDD). This ensures that the device does not continue program execution outside the valid operation range of the device. Brown-out Resets are typically used in AC line applications, or large battery applications, where large loads may be switched in (such as automotive).

Note:	Before	using	the on-ch	ip Brown-c	out fo	r a			
	voltage	voltage supervisory function, please							
	review the electrical specifications								
	ensure	that th	hey meet y	our require	ment	s.			

The BODEN configuration bit can disable (if clear/ programmed), or enable (if set) the Brown-out Reset circuitry. If VDD falls below BVDD (typically 4.0 V, paramter #D005 in electrical specification section), for greater than parameter #35, the Brown-out situation will reset the chip. A RESET is not guaranteed to occur if VDD falls below BVDD for less than paramter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer and Oscillator Startup Timer will then be invoked. This will keep the chip in RESET the greater of 96 ms and 1024 Tosc. If VDD drops below BVDD while the Power-up Timer/Oscillator Start-up Timer is running, the chip will go back into a Brown-out Reset. The Power-up Timer/Oscillator Startup Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer/Oscillator Start-up Timer will start their time delays. Figure 5-10 shows typical Brown-out situations.

In some applications, the Brown-out Reset trip point of the device may not be at the desired level. Figure 5-8 and Figure 5-9 are two examples of external circuitry that may be implemented. Each needs to be evaluated to determine if they match the requirements of the application.



EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



FIGURE 5-9:

EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2





© 1998-2013 Microchip Technology Inc.

6.2 Peripheral Interrupt Enable Register1 (PIE1) and Register2 (PIE2)

These registers contains the individual enable bits for the peripheral interrupts.

REGISTER 6-2: PIE1 REGISTER (ADDRESS: 17h, BANK 1)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE
	bit 7						<u> </u>	bit 0
54 7			t an Chango	Frabla bit				
Dit 7	1 = Enable 0 = Disabl	e PORTB inte	<pre>>rrupt-on-characteristics</pre>	ange				
bit 6	TMR3IE : T 1 = Enable 0 = Disabl	FMR3 Interrup e TMR3 interr e TMR3 inter	pt Enable bit rupt rupt					
bit 5	TMR2IE : T 1 = Enable 0 = Disabl	「MR2 Interrup > TMR2 interr e TMR2 inter	pt Enable bit rupt rupt					
bit 4	TMR1IE : T 1 = Enabl∉ 0 = Disabl	「MR1 Interrup e TMR1 interr e TMR1 inter	pt Enable bit rupt rupt					
bit 3	CA2IE : Ca 1 = Enabl∉ 0 = Disabl	apture2 Interr e Capture2 in e Capture2 ir	upt Enable b iterrupt nterrupt	vit				
bit 2	CA1IE : Ca 1 = Enable 0 = Disable	apture1 Interr e Capture1 in e Capture1 ir	upt Enable b terrupt nterrupt	vit				
bit 1	TX1IE : US 1 = Enabl∉ 0 = Disabl	SART1 Transr e USART1 Tr e USART1 Tr	mit Interrupt ansmit buffe ransmit buffe	Enable bit r empty inter er empty inte	rupt rrupt			
bit 0	RC1IE: US 1 = Enable 0 = Disable	3ART1 Recei ∋ USART1 R∉ e USART1 R	ve Interrupt eceive buffer eceive buffe	Enable bit [•] full interrupt •r full interrup	t			
	Legend:							
	R = Reada	able bit	W = W	/ritable bit	U = Unir	nplemented bit	, read as '0'	,
	- n = Value	at POR Res	et '1' = B	it is set	'0' = Bit i	s cleared	x = Bit is un	Iknown

9.0 HARDWARE MULTIPLIER

All PIC17C7XX devices have an 8 x 8 hardware multiplier included in the ALU of the device. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit Product register (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 9-1 shows a performance comparison between PIC17CXXX devices using the single cycle hardware multiply and performing the same function without the hardware multiply.

Example 9-1 shows the sequence to do an 8×8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 9-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 9-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVFP	ARG1, WREG	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

EXAMPLE 9-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVFP	ARG1, WREG	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; - ARG1
MOVFP	ARG2, WREG	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG2

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 33 MHz	@ 16 MHz	@ 8 MHz	
8 x 8 unsigned	Without hardware multiply	13	69	8.364 μs	17.25 μs	34.50 μs	
	Hardware multiply	1	1	0.121 μs	0.25 μs	0.50 μs	
8 x 8 signed	Without hardware multiply	—		—	—	_	
	Hardware multiply	6	6	0.727 μs	1.50 μs	3.0 μs	
16 x 16 unsigned	Without hardware multiply	21	242	29.333 μs	60.50 μs	121.0 μs	
	Hardware multiply	24	24	2.91 μs	6.0 μs	12.0 μs	
16 x 16 signed	Without hardware multiply	52	254	30.788 μs	63.50 μs	127.0 μs	
	Hardware multiply	36	36	4.36 μs	9.0 μs	18.0 μs	

TABLE 9-1: PERFORMANCE COMPARISON

	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N
	bit 7							bit 0
bit 7	CA2OVF : 1 This bit in (CA2H:CA unread caj the capture 1 = Overfle 0 = No ove	Capture2 Ov idicates that .2L) before the pture value (e register with ow occurred erflow occurred	verflow Status the capture he next capt last capture I th the TMR3 on Capture2 red on Captu	s bit value had ure event oc before overfl value until th register re2 register	not been re ccurred. The low). Subseq ne capture re	ad from the capture regi uent capture gister has be	e capture re ister retains events will r een read (bot	gister pair the oldest not update th bytes).
bit 6	CA1OVF: This bit ind CA1H:PR3 est unreac update the bytes). 1 = Overfile 0 = No ove	Capture1 Ov licates that th 3L/CA1L), be d capture va capture reg ow occurred erflow occurr	verflow Status ne capture va ifore the next lue (last cap jister with the on Capture1 red on Captu	s bit alue had not capture eve oture before ∋ TMR3 valu register re1 register	been read fro nt occurred. overflow). S e until the ca	om the captur The capture i Subsequent c apture registe	re register pa register retai apture even ar has been i	air (PR3H/ ns the old- its will not read (both
bit 5	PWM2ON : 1 = PWM2 (The R 0 = PWM2 (The R	: PWM2 On I is enabled :B3/PWM2 p is disabled :B3/PWM2 p	bit in ignores the in uses the s	e state of the) DDRB<3> I ∙DRB<3> bit	bit.) for data direc	ction.)	
bit 4	PWM1ON : 1 = PWM1 (The R 0 = PWM1 (The R	: PWM1 On I is enabled B2/PWM1 p is disabled B2/PWM1 p	oit in ignores the in uses the s	e state of the	∋ DDRB<2> I ∙DRB<2> bit	bit.) for data direc	ction.)	
bit 3	CA1/PR3: 1 =Enable (PR3H 0 =Enable (PR3H	CA1/PR3 Re s Capture1 /CA1H:PR3L s the Period /CA1H:PR3L	egister Mode _/CA1L is the ⊧register ∟/CA1L is the	 Select bit Capture1 re Period regi 	əgister. Time ster for Time	r3 runs witho r3.)	ut a period r	egister.)
bit 2	TMR3ON : 1 = Starts 0 = Stops	Timer3 On b Timer3 Timer3	oit					
bit 1	TMR2ON : This bit con (T16 is set 1 = Starts 0 = Stops	Timer2 On to ntrols the inc i), TMR2ON Timer2 (mus Timer2	bit rementing of must be set. t be enabled	the TMR2 re This allows if the T16 b	egister. Whei the MSB of t it (TCON1<3	n TMR2:TMR he timer to in >) is set)	<pre>{1 form the 1 icrement.</pre>	6-bit timer
bit 0	TMR1ON: When T16 1 = Starts 0 = Stops When T16 1 = Starts 0 = Stops	Timer1 On b is set (in 16- 16-bit TMR2 16-bit TMR2 is clear (in 8 8-bit Timer1 8-bit Timer1	oit <u>-bit Timer mo</u> :TMR1 :TMR1 <u>3-bit Timer m</u>	<u>ode):</u> ode:				
	Legend:							

REGISTER 13-2: TCON2 REGISTER (ADDRESS: 17h, BANK 3)

15.1.4 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 15-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming bit CKP (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in

Figure 15-6, Figure 15-8 and Figure 15-9, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum bit clock frequency (at 33 MHz) of 8.25 MHz.

Figure 15-6 shows the waveforms for Master mode. When CKE = 1, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.



FIGURE 15-6: SPI MODE WAVEFORM (MASTER MODE)



FIGURE 15-9: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



© 1998-2013 Microchip Technology Inc.



15.2.3 SLEEP OPERATION

While in SLEEP mode, the I^2C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from SLEEP (if the SSP interrupt is enabled).

15.2.4 EFFECTS OF A RESET

A RESET disables the SSP module and terminates the current transfer.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR, WDT
07h, Unbanked	INTSTA	PEIF	TOCKIF	T0IF	INTF	PEIE	TOCKIE	T0IE	INTE	0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0000	000- 0000
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
10h. Bank 6	SSPADD	Synchro	Synchronous Serial Port (I ² C mode) Address Register							0000 0000	0000 0000
14h, Bank 6	SSPBUF	Synchro	Synchronous Serial Port Receive Buffer/Transmit Register							xxxx xxxx	uuuu uuuu
11h, Bank 6	SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
12h, Bank 6	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
13h, Bank 6	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

TABLE 15-3: REGISTERS ASSOCIATED WITH I²C OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in I²C mode.

15.4 Example Program

Example 15-2 shows MPLAB[®] C17 'C' code for using the I²C module in Master mode to communicate with a 24LC01B serial EEPROM. This example uses the PIC[®] MCU 'C' libraries included with MPLAB C17.

EXAMPLE 15-2: INTERFACING TO A 24LC01B SERIAL EEPROM (USING MPLAB C17)

```
// Include necessary header files
#include <p17c756.h>
                       // Processor header file
                       // Delay routines header file
// Standard Library header file
#include <delays.h>
#include <stdlib.h>
                       // Standard Lizzard
// I2C routines header file
#include <i2c16.h>
#define CONTROL 0xa0
                         // Control byte definition for 24LC01B
// Function declarations
void main(void);
void WritePORTD(static unsigned char data);
void ByteWrite(static unsigned char address, static unsigned char data);
unsigned char ByteRead(static unsigned char address);
void ACKPoll(void);
// Main program
void main(void)
{
static unsigned char address; // I2C address of 24LC01B
static unsigned char datao; // Data written to 24LC01B
static unsigned char datai;
                                 // Data read from 24LC01B
                                  // Preset address to 0
    address = 0;
   OpenI2C(MASTER,SLEW_ON);
                                  \ensuremath{//} Configure I2C Module Master mode, Slew rate control on
   SSPADD = 39;
                                 // Configure clock for 100KHz
    while(address<128)
                                 // Loop 128 times, 24LC01B is 128x8
    {
        datao = PORTB;
        do
        {
            ByteWrite(address,datao); // Write data to EEPROM
            ACKPoll();
                                         // Poll the 24LC01B for state
            datai = ByteRead(address); // Read data from EEPROM into SSPBUF
        while(datai != datao);
                                        // Loop as long as data not correctly
                                         11
                                              written to 24LC01B
        address++;
                                         // Increment address
    }
    while(1)
                                         // Done writing 128 bytes to 24LC01B, Loop forever
    {
        Nop();
    }
```

PIC17C7XX

RRNC	F	R	otate F	Rig	ht f (no ca	rry)	
Syntax	x:	[/	label]	R	RNC	F f,d		
Opera	inds:	0 d	≤ f ≤ 28 ∈ [0,1]	55				
Opera	ition:	f< f<	$n > \rightarrow 0$ $0 > \rightarrow 0$	d <r d<7</r 	n-1>; 7>			
Status	Affected:	Ν	one					
Encod	ling:		0010		000d	ff	ff	ffff
Descr	iption:	Th or pl pl	The contents of register 'f' are rotated one bit to the right. If 'd' is 0, the result i placed in WREG. If 'd' is 1, the result is placed back in register 'f'.					
						registe	rt	
Words	8:	1						
Cycles	S:	1						
Q Cyc	le Activity:							
	Q1		Q2		C	13		Q4
	Decode	re	Read gister 'f'		Pro Da	cess ata	V de	Vrite to stination
Exam	<u>ple 1</u> :	RI	RNCF	RI	EG, 1	L		
В	efore Instru	ctio	n					
	WREG	=	?	0.1	1 1			
۸	ftor Instruct	= ion	1101	01	- 1 1			
A	WREG	=	0					
	REG	=	1110	10)11			
Exam	<u>ple 2</u> :	RI	RNCF	RI	EG, ()		
В	efore Instru	ctio	n					
	WREG BEG	=	? 1101	01	11			
Δ	fter Instruct	ion		01				
~	WREG	=	1110	10)11			
	REG	=	1101	01	.11			

SET	F	Set f			
Synt	ax:	[label]	SETF	f,s	
Ope	rands:	0 ≤ f ≤ 255 s ∈ [0,1]	5		
Ope	ration:	$FFh \rightarrow f;$ $FFh \rightarrow d$			
Statu	us Affected:	None			
Enco	oding:	0010	101s	ffff	ffff
Desc	cription:	If 's' is 0, bo 'f' and WRE only the da to FFh.	oth the da EG are se ta memo	ata mem et to FFh ry locati	ory location n. If 's' is 1, ion 'f' is set
Word	ds:	1			
Cycl	es:	1			
QC	cle Activity:				
	Q1	Q2	Q	3	Q4
	Decode	Read register 'f'	Proce Dat	ess a	Write register 'f' and other specified register
Exar	<u>mple1</u> : Before Instru	SETF :	REG, 0		
	REG WREG	= 0xDA = 0x05			

	NEO	_	0,0,1		
	WREG	=	0x05		
Afte	er Instruc	tion			
	REG	=	0xFF		
	WREG	=	0xFF		
<u>Exampl</u>	Example2:		STF	REG,	1
Bet	ore Instru	uctio	n		
	RFG	=	0xDA		
			-		
	WREG	=	0x05		

WREG = 0x05

0xFF

After Instruction REG =



FIGURE 20-13: SPI MASTER MODE TIMING (CKE = 0)

TABLE 20-8: SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input		Тсу	—	—	ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	—	Ι	ns	
71A		(Slave mode)	Single Byte	40	—	Ι	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	—	Ι	ns	
72A		(Slave mode)	Single Byte	40	—	Ι	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	—		ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	—	_	ns	(Note 1)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	—	_	ns	
75	TdoR	SDO data output rise time		_	10	25	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
78	TscR	SCK output rise time (Master m	node)	_	10	25	ns	
79	TscF	SCK output fall time (Master m	ode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SC	K edge	—	—	50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.



TABLE 20-10: SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to $SCK\downarrow$ or $SCK\uparrow$ input		Тсу	—	_	ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	—	Ι	ns	
71A		(Slave mode)	Single Byte	40	—	Ι	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	—	-	ns	
72A		(Slave mode)	Single Byte	40	—	-	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100			ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40		Ι	ns	(Note 1)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	—	_	ns	
75	TdoR	SDO data output rise time		_	10	25	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance		10	_	50	ns	
78	TscR	SCK output rise time (Master m	node)	_	10	25	ns	
79	TscF	SCK output fall time (Master me	ode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge		_	—	50	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	—	_	ns	
+	Data in "Typ" column is at 5V, 25°C unless otherwise stated.							

Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

Param No.	Sym	Characteristic		Min	Max	Units	Conditions
110	Tbuf	Bus free time	100 kHz mode	4.7	—	ms	Time the bus must be free
			400 kHz mode	1.3	_	ms	before a new transmission
			1 MHz mode ⁽¹⁾	0.5	—	ms	can start
D102	Cb	Bus capacitive loading		—	400	pF	

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

2: A fast mode (400 KHz) I²C bus device can be used in a standard mode I²C bus system, but the parameter # 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. Parameter #102 + #107 = 1000 + 250 = 1250 ns (for 100 kHz mode) before the SCL line is released.

3: C_b is specified to be from 10-400pF. The minimum specifications are characterized with C_b =10pF. The rise time spec (t_r) is characterized with R_p = R_p min. The minimum fall time specification (t_f) is characterized with C_b =10pF,and R_p = R_p max. These are only valid for fast mode operation (VDD=4.5-5.5V) and where the SPM bit (SSPSTAT<7>) =1.)

4: Max specifications for these parameters are valid for falling edge only. Specs are characterized with R_p=R_p min and C_b=400pF for standard mode, 200pF for fast mode, and 10pF for 1MHz mode.

FIGURE 20-19: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



TABLE 20-14: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Characteristic			Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)						
		Clock high to data out valid	PIC17 C XXX	—	—	50	ns	
			PIC17LCXXX		-	75	ns	
121	TckRF	Clock out rise time and fall time	PIC17 C XXX	_	—	25	ns	
		(Master mode)	PIC17LCXXX		-	40	ns	
122	TdtRF	Data out rise time and fall time	PIC17CXXX	_	_	25	ns	
			PIC17LCXXX	_	_	40	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Param. No.	Sym	Charac	teristic	Min	Тур†	Max	Units	Conditions
A01	Nr	Resolution		—	_	10	bit	VREF+ = VDD = 5.12V, $VSS \le VAIN \le VREF+$
				—	_	10	bit	$(VREF+ - VREF-) \ge 3.0V,$ VREF- $\le VAIN \le VREF+$
A02	Eabs	Absolute error		—	_	< ±1	LSb	$\label{eq:VREF+} \begin{array}{l} VDD = 5.12V,\\ VSS \leq VAIN \leq VREF+ \end{array}$
				—	_	< ±1	LSb	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A03	EIL	Integral linearity error		—	_	< ±1	LSb	$\label{eq:VREF+} \begin{array}{l} VDD = 5.12V,\\ VSS \leq VAIN \leq VREF+ \end{array}$
				—	_	< ±1	LSb	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A04	Edl	Differential linear	rity error	—		< ±1	LSb	$\label{eq:VREF+} \begin{array}{l} VDD = 5.12V,\\ VSS \leq VAIN \leq VREF+ \end{array}$
				—		< ±1	LSb	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A05	Efs	Full scale error		—	-	< ±1	LSb	$\label{eq:VREF+} \begin{array}{l} VDD = 5.12V,\\ VSS \leq VAIN \leq VREF+ \end{array}$
				—		< ±1	LSb	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A06	EOFF	Offset error		—		< ±1	LSb	VREF+ = VDD = 5.12V, $VSS \le VAIN \le VREF+$
				—		< ±1	LSb	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A10	_	Monotonicity		_	guaranteed ⁽³⁾	_	—	$VSS \leq VAIN \leq VREF$
A20	Vref	Reference voltag (VREF+ — VREF-	je)	0V	_	_	V	VREF delta when changing voltage levels on VREF inputs
A20A				3V	_	_	V	Absolute minimum electrical spec. to ensure 10-bit accuracy
A21	VREF+	Reference voltag	ge high	Avss + 3.0V	—	AVDD + 0.3V	V	
A22	VREF-	Reference voltag	ge low	Avss - 0.3V		Avdd - 3.0V	V	
A25	Vain	Analog input volt	tage	Avss-	_	Vref +	V	
100	-			0.3V		0.3V		
A30	ZAIN	Recommended i analog voltage s	mpedance of ource	—	_	10.0	kΩ	
A40	IAD	A/D conversion	PIC17CXXX	—	180	_	μA	Average current consumption when
			PIC1/LCXXX	-	90	—	μA	
A50	IREF	VREF input curre	nt (Note 2)	10	_	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN
				—		10	μA	During A/D conversion cycle

TABLE 20-18: A/D C	ONVERTER CHARA	STERISTICS
--------------------	----------------	------------

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RG0 and RG1 pins or AVDD and AVSS pins, whichever is selected as reference input.

3: The A/D conversion result never decreases with an increase in the Input Voltage and has no missing codes.



FIGURE 21-15: TYPICAL, MINIMUM AND MAXIMUM WDT PERIOD vs. Vdd (-40°C TO +125°C)





PIC17C7XX



FIGURE 21-21: TYPICAL, MAXIMUM AND MINIMUM VIN vs. VDD (TTL INPUT, -40°C to 125°C)







