



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	678 × 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c762t-16-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: PIC17CXXX FAMILY OF DEVICES

Features	S	PIC17C42A	PIC17C43	PIC17C44	PIC17C752	PIC17C756A	PIC17C762	PIC17C766
Maximum Frequen of Operation	су	33 MHz	33 MHz	33 MHz	33 MHz	33 MHz	33 MHz	33 MHz
Operating Voltage	Range	2.5 - 6.0V	2.5 - 6.0V	2.5 - 6.0V	3.0 - 5.5V	3.0 - 5.5V	3.0 - 5.5V	3.0 - 5.5V
Program	(EPROM)	2 K	4 K	8 K	8 K	16 K	8 K	16 K
Memory (x16)	(ROM)	_	_	—	_	—	—	_
Data Memory (byte	es)	232	454	454	678	902	678	902
Hardware Multiplie	r (8 x 8)	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Timer0 (16-bit + 8-bit posts	scaler)	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Timer1 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Timer2 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Timer3 (16-bit)		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Capture inputs (16-	-bit)	2	2	2	4	4	4	4
PWM outputs (up t	o 10-bit)	2	2	2	3	3	3	3
USART/SCI		1	1	1	2	2 2		2
A/D channels (10-b	oit)			—	12	12	16	16
SSP (SPI/I ² C w/Ma mode)	aster	—	—	—	Yes	Yes	Yes	Yes
Power-on Reset		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Watchdog Timer		Yes	Yes	Yes	Yes Yes		Yes	Yes
External Interrupts		Yes	Yes	Yes	Yes Yes		Yes	Yes
Interrupt Sources		11	11	11	18	18	18	18
Code Protect		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Brown-out Reset				_	Yes	Yes	Yes	Yes
In-Circuit Serial Programming		—	—	—	Yes	Yes	Yes	Yes
I/O Pins		33	33	33	50	50	66	66
I/O High	Source	25 mA	25 mA	25 mA	25 mA	25 mA	25 mA	25 mA
Current Capability	Sink	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾
Package Types		40-pin DIP 44-pin PLCC 44-pin MQFP 44-pin TQFP	40-pin DIP 44-pin PLCC 44-pin MOFP	40-pin DIP 44-pin PLCC 44-pin MOFP	64-pin TQFP 68-pin PLCC	64-pin TQFP 68-pin PLCC	80-pin TQFP 84-pin PLCC	80-pin TQFP 84-pin PLCC
			44-pin TQFP	44-pin TQFP				

Note 1: Pins RA2 and RA3 can sink up to 60 mA.

TABLE 3-1:	PINC		SCRIP			1		
	Р	PIC17C75	5X	PIC17	7C76X			
Name	DIP No.	PLCC No.	TQFP No.	PLCC No.	QFP No.	l/O/P Type	Buffer Type	Description
OSC1/CLKIN	47	50	39	62	49	I	ST	Oscillator input in Crystal/Resonator or RC Oscillator mode. External clock input in External Clock mode.
OSC2/CLKOUT	48	51	40	63	50	0	_	Oscillator output. Connects to crystal or resonator in Crystal Oscillator mode. In RC Oscillator or External Clock modes, OSC2 pin outputs CLKOUT which has one fourth the frequency (Fosc/4) of OSC1 and denotes the instruction cycle rate.
MCLR/Vpp	15	16	7	20	9	I/P	ST	Master clear (RESET) input or Programming Voltage (VPP) input. This is the active low RESET input to the device.
								PORTA pins have individual differentiations that are listed in the following descriptions:
RA0/INT	56	60	48	72	58	Ι	ST	RA0 can also be selected as an external inter- rupt input. Interrupt can be configured to be on positive or negative edge. Input only pin.
RA1/T0CKI	41	44	33	56	43	I	ST	RA1 can also be selected as an external inter- rupt input and the interrupt can be configured to be on positive or negative edge. RA1 can also be selected to be the clock input to the Timer0 timer/counter. Input only pin.
RA2/SS/SCL	42	45	34	57	44	I/O ⁽²⁾	ST	RA2 can also be used as the slave select input for the SPI or the clock input for the I ² C bus. High voltage, high current, open drain port pin.
RA3/SDI/SDA	43	46	35	58	45	I/O ⁽²⁾	ST	RA3 can also be used as the data input for the SPI or the data for the I ² C bus. High voltage, high current, open drain port pin.
RA4/RX1/DT1	40	43	32	51	38	I/O ⁽¹⁾	ST	RA4 can also be selected as the USART1 (SCI) Asynchronous Receive or USART1 (SCI) Synchronous Data. Output available from USART only.
RA5/TX1/CK1	39	42	31	50	37	I/O ⁽¹⁾	ST	RA5 can also be selected as the USART1 (SCI) Asynchronous Transmit or USART1 (SCI) Synchronous Clock. Output available from USART only.
								PORTB is a bi-directional I/O Port with software configurable weak pull-ups.
RB0/CAP1	55	59	47	71	57	I/O	ST	RB0 can also be the Capture1 input pin.
RB1/CAP2	54	58	46	70	56	I/O	ST	RB1 can also be the Capture2 input pin.
RB2/PWM1	50	54	42	66	52	I/O	ST	RB2 can also be the PWM1 output pin.
RB3/PWM2	53	57	45	69	55	I/O	ST	RB3 can also be the PWM2 output pin.
RB4/TCLK12	52	56	44	68	54	I/O	ST	RB4 can also be the external clock input to Timer1 and Timer2.
RB5/TCLK3	51	55	43	67	53	I/O	ST	RB5 can also be the external clock input to Timer3.
RB6/SCK	44	47	36	59	46	I/O	ST	RB6 can also be used as the master/slave clock for the SPI.
RB7/SDO	45	48	37	60	47	I/O	ST	RB7 can also be used as the data output for the SPI.

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input;

ST = Schmitt Trigger input

Note 1: The output is only available by the peripheral operation.

2: Open drain input/output pin. Pin forced to input upon any device RESET.

DS30289C-page 14

6.4 Interrupt Operation

Global Interrupt Disable bit, GLINTD (CPUSTA<4>), enables all unmasked interrupts (if clear), or disables all interrupts (if set). Individual interrupts can be disabled through their corresponding enable bits in the INTSTA register. Peripheral interrupts need either the global peripheral enable PEIE bit disabled, or the specific peripheral enable bit disabled. Disabling the peripherals via the global peripheral enable bit, disables all peripheral interrupts. GLINTD is set on RESET (interrupts disabled).

The RETFIE instruction clears the GLINTD bit while forcing the Program Counter (PC) to the value loaded at the Top-of-Stack.

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with the interrupt vector. There are four interrupt vectors which help reduce interrupt latency.

The peripheral interrupt vector has multiple interrupt sources. Once in the peripheral Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The peripheral interrupt flag bit(s) must be cleared in software before reenabling interrupts to avoid continuous interrupts.

The PIC17C7XX devices have four interrupt vectors. These vectors and their hardware priority are shown in Table 6-1. If two enabled interrupts occur "at the same time", the interrupt of the highest priority will be serviced first. This means that the vector address of that interrupt will be loaded into the program counter (PC).

TABLE 6-1: INTERRUPT VECTORS/ PRIORITIES

Address	Vector	Priority
0008h	External Interrupt on RA0/ INT pin (INTF)	1 (Highest)
0010h	TMR0 Overflow Interrupt (T0IF)	2
0018h	External Interrupt on T0CKI (T0CKIF)	3
0020h	Peripherals (PEIF)	4 (Lowest)

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GLINTD bit.
 - 2: Before disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

6.5 RA0/INT Interrupt

The external interrupt on the RA0/INT pin is edge triggered. Either the rising edge if the INTEDG bit (T0STA<7>) is set, or the falling edge if the INTEDG bit is clear. When a valid edge appears on the RA0/INT pin, the INTF bit (INTSTA<4>) is set. This interrupt can be disabled by clearing the INTE control bit (INTSTA<0>). The INT interrupt can wake the processor from SLEEP. See Section 17.4 for details on SLEEP operation.

6.6 T0CKI Interrupt

The external interrupt on the RA1/T0CKI pin is edge triggered. Either the rising edge if the T0SE bit (T0STA<6>) is set, or the falling edge if the T0SE bit is clear. When a valid edge appears on the RA1/T0CKI pin, the T0CKIF bit (INTSTA<6>) is set. This interrupt can be disabled by clearing the T0CKIE control bit (INTSTA<2>). The T0CKI interrupt can wake up the processor from SLEEP. See Section 17.4 for details on SLEEP operation.

6.7 Peripheral Interrupt

The peripheral interrupt flag indicates that at least one of the peripheral interrupts occurred (PEIF is set). The PEIF bit is a read only bit and is a bit wise OR of all the flag bits in the PIR registers AND'd with the corresponding enable bits in the PIE registers. Some of the peripheral interrupts can wake the processor from SLEEP. See Section 17.4 for details on SLEEP operation.

6.8 Context Saving During Interrupts

During an interrupt, only the returned PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt; e.g. WREG, ALUSTA and the BSR registers. This requires implementation in software.

Example 6-2 shows the saving and restoring of information for an Interrupt Service Routine. This is for a simple interrupt scheme, where only one interrupt may occur at a time (no interrupt nesting). The SFRs are stored in the non-banked GPR area.

Example 6-2 shows the saving and restoring of information for a more complex Interrupt Service Routine. This is useful where nesting of interrupts is required. A maximum of 6 levels can be done by this example. The BSR is stored in the non-banked GPR area, while the other registers would be stored in a particular bank. Therefore, 6 saves may be done with this routine (since there are 6 non-banked GPR registers). These routines require a dedicated indirect addressing register, FSR0, to be selected for this.

The PUSH and POP code segments could either be in each Interrupt Service Routine, or could be subroutines that were called. Depending on the application, other registers may also need to be saved.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
SSPADD	SSP Addre	ess Register	r in I ² C Slave	e mode. SSP	Baud Rate	Reload Regi	ister in I ² C Ma	aster mode	0000 0000	0000 0000
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
SSPCON2	GCEN	AKSTAT	AKDT	AKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
SSPBUF	Synchrono	ous Serial Po	ort Receive B	Buffer/Transn	nit Register				xxxx xxxx	uuuu uuuu
Unimplemented	—	—	—		—	—	—	—		
Unimplemented	—	—	_		—	—	—	—		
Unimplemented	—	—	—	_	—	—	—	—		
PW3DCL	DC1	DC0	TM2PW3	_	—	_	—	—	xx0	uu0
PW3DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
CA3L	Capture3 I	_ow Byte							XXXX XXXX	uuuu uuuu
САЗН	Capture3 I	High Byte							xxxx xxxx	uuuu uuuu
CA4L	Capture4 I	_ow Byte							xxxx xxxx	uuuu uuuu
CA4H	Capture4 I	High Byte							XXXX XXXX	uuuu uuuu
TCON3	—	CA40VF	CA30VF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000
Unimplemented	—	—	—	—	—	—	—	—		
DDRH	Data Direc	tion Registe	er for PORTH	1					1111 1111	1111 1111
PORTH ⁽⁴⁾	RH7/ AN15	RH6/ AN14	RH5/ AN13	RH4/ AN12	RH3	RH2	RH1	RH0	XXXX XXXX	uuuu uuuu
DDRJ	Data Direc	tion Registe	er for PORTJ						1111 1111	1111 1111
PORTJ ⁽⁴⁾	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	xxxx xxxx	uuuu uuuu
Unimplemented			_	_	_			—		
Unimplemented	_	—	—	_	_	—	—	—		
Unimplemented	_	—	—	_	_	—	—	—		
Unimplemented	_									
d										
PRODL	Low Byte of	of 16-bit Pro	duct (8 x 8 F	lardware Mu	ltiply)				xxxx xxxx	uuuu uuuu
PRODH	High Byte	of 16-bit Pro	oduct (8 x 8 l	Hardware Mu	ıltiply)				xxxx xxxx	uuuu uuuu
	Name SSPADD SSPCON1 SSPCON2 SSPSTAT SSPBUF Unimplemented Unimplemented Unimplemented Unimplemented PW3DCL PW3DCL PW3DCH CA3L CA3H CA4L CA4H TCON3 Unimplemented DDRH PORTH(4) DDRJ PORTJ(4) Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Newplemented Unimplemented Unimplemented Unimplemented Newplemented Unimplemented Unimplemented Newplemented Newplemented Newplemented Statemented Statemented Statemented Unimplemented Unimplemented Newplemented Newplemented Newplemented Newplemented Newplemented Newplemented Statemented State	NameBit 7SSPADDSSP AddreSSPCON1WCOLSSPCON2GCENSSPSTATSMPSSPBUFSynchronoUnimplemented—Unimplemented—Unimplemented—PW3DCLDC1PW3DCHDC9CA3LCapture3 ICA4LCapture4 ICA4HCapture4 ITCON3—Unimplemented—DDRHData DirectPORTH(4)RH7/ AN15DDRJData DirectPORTJ(4)RJ7Unimplemented—Unimplemented—Unimplemented—PORTJ(4)RJ7Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—PRODLLow Byte GPRODLLow Byte G	NameBit 7Bit 6SSPADDSSP Addr=sequenceSSPCON1WCOLSSPOVSSPCON2GCENAKSTATSSPSTATSMPCKESSPBUFSynchronous Serial Produce—Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——PW3DCLDC1DC0PW3DCHDC9DC8CA3LCapture3 High ByteCA4LCapture4 High ByteCA4LCapture4 High ByteTCON3—CA40VFUnimplemented——DDRHData Direction RegisterPORTH(4)RH7/ AN15RH6/ AN14DDRJData Direction RegisterPORTJ(4)RJ7RJ6Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——MLow Byte of 16-bit Produce—PRODLLow Byte of 16-bit Produce—PRODLLow Byte of 16-bit Produce—	NameBit 7Bit 6Bit 5SSPADDSSP Address Register in I²C Slave SSPCON1WCOLSSPOVSSPENSSPCON2GCENAKSTATAKDTSSPSTATSMPCKED/ĀSSPBUFSynchronous Serial Port Receive BUnimplemented——Unimplemented——Unimplemented——Unimplemented——V3DCLDC1DC0TM2PW3PW3DCHDC9DC8DC7CA3LCapture3 Low ByteCA4LCA4LCapture4 High ByteCA4LCA4HCapture4 High ByteTCON3—CA4OVFCA4HData Direction Register for PORTHPORTH(4)RH7/ AN15RH6/ AN14DDRJData Direction Register for PORTJPORTJ(4)RJ7RJ6RJ7RJ6RJ5Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented—A <t< td=""><td>NameBit 7Bit 6Bit 5Bit 4SSPADDSSP Address Register in I²C Slave mode. SSPSSPCON1WCOLSSPOVSSPENCKPSSPCON2GCENAKSTATAKDTAKENSSPSTATSMPCKED/ĀPSSPBUFSynchronous Serial Port Receive Buffer/TransmUnimplemented——Unimplemented————Unimplemented————Unimplemented————PW3DCLDC1DC0TM2PW3—PW3DCLDC1DC0TM2PW3—PW3DCLDC1DC0TM2PW3—PW3DCLDC1DC0TM2PW3—CA3LCapture3 Low ByteCA3LCapture4 Low ByteCA4LCapture4 Low ByteCA4LCapture4 Low ByteCA4LCapture4 High ByteTCON3—CA4HCapture4 High ByteCA4U1AN12DDRHData Direction Register for PORTHPORTH⁽⁴⁾RH7/ AN15RH6/ AN14RH5/ AN12DDRJData Direction Register for PORTJPORTJ⁽⁴⁾RJ7RJ6RJ5PORTJ⁽⁴⁾RJ7RJ6RJ5RJ4Unimplemented——Unimplemented———Unimplemented———Unimplemented———Unimplemented———Unimplemented———</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 SSPADD SSP Address Register in I²C Slave mode. SSP Baud Rate SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN SSPSTAT SMP CKE D/A P S SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register — = = = = = = = = = = = = = = = = <td< td=""><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 SSPADD SSP Address Register in I²C Slave mode. SSP Baud Rate Reload Registres SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN SSPSTAT SMP CKE D/Å P S R/W SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register Unimplemented — … … … … … … … … … … …</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 SSPADD SSP Address Register in I²C Slave mode. SSP Baud Rate Reload Register in I²C M. SSPCON1 WCOL SSPV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN RSEN SSPSTAT SMP CKE D/Ā P S RW UA SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register Unimplemented — = = M</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SSPADD SSP Address Register in I²C Slave mode. SSP Baud Rate Reload Register in I²C Master mode SSPM0 SSPM1 SSPM0 SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN RSEN SEN SSPSTAT SMP CKE D/A P S R/W UA BF SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register — … … … … … …</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR SSPADD SSP Address Register in I²C Slave mode. SSP Baud Rate Reload Register in I²C Master mode 0000 0000 SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM1 SSPM0 0000 0000 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN RSEN SEN 0000 0000 SSPSTAT SMP CKE D/Ā P S R/W UA BF 0000 0000 SSPSTAT SMP CKE D/Ā P S R/W UA BF 0000 0000 SSPSTAT SMP CKE D/Ā P S R/W UA BF 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td></td<></td></t<>	NameBit 7Bit 6Bit 5Bit 4SSPADDSSP Address Register in I²C Slave mode. SSPSSPCON1WCOLSSPOVSSPENCKPSSPCON2GCENAKSTATAKDTAKENSSPSTATSMPCKED/ĀPSSPBUFSynchronous Serial Port Receive Buffer/TransmUnimplemented——Unimplemented————Unimplemented————Unimplemented————PW3DCLDC1DC0TM2PW3—PW3DCLDC1DC0TM2PW3—PW3DCLDC1DC0TM2PW3—PW3DCLDC1DC0TM2PW3—CA3LCapture3 Low ByteCA3LCapture4 Low ByteCA4LCapture4 Low ByteCA4LCapture4 Low ByteCA4LCapture4 High ByteTCON3—CA4HCapture4 High ByteCA4U1AN12DDRHData Direction Register for PORTHPORTH ⁽⁴⁾ RH7/ AN15RH6/ AN14RH5/ AN12DDRJData Direction Register for PORTJPORTJ ⁽⁴⁾ RJ7RJ6RJ5PORTJ ⁽⁴⁾ RJ7RJ6RJ5RJ4Unimplemented——Unimplemented———Unimplemented———Unimplemented———Unimplemented———Unimplemented———	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 SSPADD SSP Address Register in I ² C Slave mode. SSP Baud Rate SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN SSPSTAT SMP CKE D/A P S SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register — = = = = = = = = = = = = = = = = <td< td=""><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 SSPADD SSP Address Register in I²C Slave mode. SSP Baud Rate Reload Registres SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN SSPSTAT SMP CKE D/Å P S R/W SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register Unimplemented — … … … … … … … … … … …</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 SSPADD SSP Address Register in I²C Slave mode. SSP Baud Rate Reload Register in I²C M. SSPCON1 WCOL SSPV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN RSEN SSPSTAT SMP CKE D/Ā P S RW UA SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register Unimplemented — = = M</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SSPADD SSP Address Register in I²C Slave mode. SSP Baud Rate Reload Register in I²C Master mode SSPM0 SSPM1 SSPM0 SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN RSEN SEN SSPSTAT SMP CKE D/A P S R/W UA BF SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register — … … … … … …</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR SSPADD SSP Address Register in I²C Slave mode. SSP Baud Rate Reload Register in I²C Master mode 0000 0000 SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM1 SSPM0 0000 0000 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN RSEN SEN 0000 0000 SSPSTAT SMP CKE D/Ā P S R/W UA BF 0000 0000 SSPSTAT SMP CKE D/Ā P S R/W UA BF 0000 0000 SSPSTAT SMP CKE D/Ā P S R/W UA BF 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000</td></td<>	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 SSPADD SSP Address Register in I ² C Slave mode. SSP Baud Rate Reload Registres SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN SSPSTAT SMP CKE D/Å P S R/W SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register Unimplemented — … … … … … … … … … … …	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 SSPADD SSP Address Register in I ² C Slave mode. SSP Baud Rate Reload Register in I ² C M. SSPCON1 WCOL SSPV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN RSEN SSPSTAT SMP CKE D/Ā P S RW UA SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register Unimplemented — = = M	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SSPADD SSP Address Register in I ² C Slave mode. SSP Baud Rate Reload Register in I ² C Master mode SSPM0 SSPM1 SSPM0 SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN RSEN SEN SSPSTAT SMP CKE D/A P S R/W UA BF SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register — … … … … … …	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR SSPADD SSP Address Register in I ² C Slave mode. SSP Baud Rate Reload Register in I ² C Master mode 0000 0000 SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM1 SSPM0 0000 0000 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN RSEN SEN 0000 0000 SSPSTAT SMP CKE D/Ā P S R/W UA BF 0000 0000 SSPSTAT SMP CKE D/Ā P S R/W UA BF 0000 0000 SSPSTAT SMP CKE D/Ā P S R/W UA BF 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

SPECIAL FUNCTION REGISTERS (CONTINUED) TABLE 7-3

Shaded cells are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose

contents are updated from, or transferred to, the upper byte of the program counter.

2: The TO and PD status bits in CPUSTA are not affected by a MCLR Reset.

3: Bank 8 and associated registers are only implemented on the PIC17C76X devices.

4: This is the value that will be in the port output latch.

5: When the device is configured for Microprocessor or Extended Microcontroller mode, the operation of this port does not rely on these registers.

6: On any device RESET, these pins are configured as inputs.

10.1 PORTA Register

PORTA is a 6-bit wide latch. PORTA does not have a corresponding Data Direction Register (DDR). Upon a device RESET, the PORTA pins are forced to be hiimpedance inputs. For the RA4 and RA5 pins, the peripheral module controls the output. When a device RESET occurs, the peripheral module is disabled, so these pins are forced to be hi-impedance inputs.

Reading PORTA reads the status of the pins.

The RA0 pin is multiplexed with the external interrupt, INT. The RA1 pin is multiplexed with TMR0 clock input, RA2 and RA3 are multiplexed with the SSP functions, and RA4 and RA5 are multiplexed with the USART1 functions. The control of RA2, RA3, RA4 and RA5 as outputs, is automatically configured by their multiplexed peripheral module when the module is enabled.

10.1.1 USING RA2, RA3 AS OUTPUTS

The RA2 and RA3 pins are open drain outputs. To use the RA2 and/or the RA3 pin(s) as output(s), simply write to the PORTA register the desired value. A '0' will cause the pin to drive low, while a '1' will cause the pin to float (hi-impedance). An external pull-up resistor should be used to pull the pin high. Writes to the RA2 and RA3 pins will not affect the other PORTA pins.

Note: When using the RA2 or RA3 pin(s) as output(s), read-modify-write instructions (such as BCF, BSF, BTG) on PORTA are not recommended.

Such operations read the port pins, do the desired operation, and then write this value to the data latch. This may inadvertently cause the RA2 or RA3 pins to switch from input to output (or vice-versa).

To avoid this possibility, use a shadow register for PORTA. Do the bit operations on this shadow register and then move it to PORTA. Example 10-1 shows an instruction sequence to initialize PORTA. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

EXAMPLE 10-1: INITIALIZING PORTA

MOV	LB	0	;	Select Bank 0
MOV	LW	0xF3	;	
MOV	WF	PORTA	;	Initialize PORTA
			;	RA<3:2> are output low
			;	RA<5:4> and RA<1:0>
			;	are inputs
			;	(outputs floating)

FIGURE 10-1:

RA0 AND RA1 BLOCK DIAGRAM



FIGURE 10-2: RA2 BLOCK DIAGRAM



13.1.2 TIMER1 AND TIMER2 IN 16-BIT MODE

To select 16-bit mode, set the T16 bit. In this mode, TMR2 and TMR1 are concatenated to form a 16-bit timer (TMR2:TMR1). The 16-bit timer increments until it matches the 16-bit period register (PR2:PR1). On the following timer clock, the timer value is reset to 0h, and the TMR1IF bit is set.

When selecting the clock source for the 16-bit timer, the TMR1CS bit controls the entire 16-bit timer and TMR2CS is a "don't care", however, ensure that TMR2ON is set (allows TMR2 to increment). When TMR1CS is clear, the timer increments once every instruction cycle (Fosc/4). When TMR1CS is set, the timer increments on every falling edge of the RB4/TCLK12 pin. For the 16-bit timer to increment, both TMR1ON and TMR2ON bits must be set (Table 13-2).

TABLE 13-2: TURNING ON 16-BIT TIMER

T16	TMR2ON	TMR1ON	Result
1	1	1	16-bit timer (TMR2:TMR1) ON
1	0	1	Only TMR1 increments
1	х	0	16-bit timer OFF
0	1	1	Timers in 8-bit mode



13.1.2.1 External Clock Input for TMR2:TMR1

When TMR1CS is set, the 16-bit TMR2:TMR1 increments on the falling edge of clock input TCLK12. The input on the RB4/TCLK12 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on RB4/TCLK12 to the time TMR2:TMR1 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.

14.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. Table 14-2 shows the formula for computation of the baud rate for different USART modes. These only apply when the USART is in Synchronous Master mode (internal clock) and Asynchronous mode.

Given the desired baud rate and Fosc, the nearest integer value between 0 and 255 can be calculated using the formula below. The error in baud rate can then be determined.

TABLE 14-2: BAUD RATE FORMULA

SYNC	Mode	Baud Rate
0	Asynchronous	Fosc/(64(X+1))
1	Synchronous	Fosc/(4(X+1))

X = value in SPBRG (0 to 255)

Example 14-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 SYNC = 0

EXAMPLE 14-1: CALCULATING BAUD RATE ERROR



Writing a new value to the SPBRG, causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

Effects of Reset

After any device RESET, the SPBRG register is cleared. The SPBRG register will need to be loaded with the desired value after each RESET.

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
-	13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
SART	15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	_	-	TRMT	TX9D	00001x	00001u
SU	17h, Bank 0	SPBRG1	Baud Rat	e Generat	tor Registe	r					0000 0000	0000 0000
2	13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	-	FERR	OERR	RX9D	0000 -00x	0000 -00u
ART	15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	_	-	TRMT	TX9D	00001x	0000lu
SU	17h, Bank 4	SPBRG2	Baud Rat	e Generat	0000 0000	0000 0000						

TABLE 14-3: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Baud Rate Generator.

TABLE 14-5: BAUD RATES FOR ASYNCHR	ONOUS MODE
------------------------------------	------------

BAUD	Fosc	= 33 MHz	SPBRG	FOSC = 25 MH	lz	SPBRG FOSC = 20 MHz		SPBRG	SPBRG FOSC = 16 MHz		SPBRG	
RATE (K)	KBAU	ID %ERROR	VALUE (DECIMAL)	KBAUD %E	RROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)
0.3	NA	_	_	NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	_	NA	_	_	1.221	+1.73	255	1.202	+0.16	207
2.4	2.398	8 -0.07	214	2.396	0.14	162	2.404	+0.16	129	2.404	+0.16	103
9.6	9.548	8 -0.54	53	9.53 -	0.76	40	9.469	-1.36	32	9.615	+0.16	25
19.2	19.09	9 -0.54	26	19.53 +	1.73	19	19.53	+1.73	15	19.23	+0.16	12
76.8	73.66	6 -4.09	6	78.13 +	1.73	4	78.13	+1.73	3	83.33	+8.51	2
96	103.1	2 +7.42	4	97.65 +	1.73	3	104.2	+8.51	2	NA	_	_
300	257.8	-14.06	1	390.63 +	30.21	0	312.5	+4.17	0	NA	—	_
500	515.6	62 +3.13	0	NA	—	_	NA	_	_	NA	_	_
HIGH	515.6	62 —	0		_	0	312.5	—	0	250	—	0
LOW	2.014	4 —	255	1.53	_	255	1.221	_	255	0.977	_	255
BAL	JD I	Fosc = 10 MHz		SPBRG	Fosc	s = 7.159 MHz	Z	SPBRG	Fosc = 5	5.068 MHz		SPBRG
RAT (K	TE)	KBAUD	%ERROR	VALUE (DECIMAL)	KE	BAUD %	ERROR	VALUE (DECIMAL) KBAU	D %I	ERROR	VALUE (DECIMAL)
0.3	3	NA	_	_		NA	_	_	0.31		+3.13	255
1.2	2	1.202	+0.16	129	1	.203	_0.23	92	1.2		0	65
2.4	1	2.404	+0.16	64	2	.380	-0.83	46	2.4		0	32
9.6	6	9.766	+1.73	15	9	.322	-2.90	11	9.9		-3.13	7
19.	2	19.53	+1.73	7	1	8.64	-2.90	5	19.8		+3.13	3
76.	8	78.13	+1.73	1		NA	_	_	79.2		+3.13	0
96	6	NA	_	_		NA	_	_	NA		_	_
30	0	NA	—	—		NA	—	—	NA		_	_
50	0	NA	—	—		NA	—	—	NA		_	_
HIG	iΗ	156.3	—	0	1	11.9	—	0	79.2		_	0
LO	N	0.610	—	255	0	.437	—	255	0.309)	_	2 55
BAL	JD I	Fosc = 3.579 M	Hz	SPBRG	Fosc	= 1 MHz		SPBRG	Fosc = 3	2.768 kHz		SPBRG
RAT (K	TE)	KBAUD	%ERROR	VALUE (DECIMAL)	KE	BAUD %	ERROR	VALUE (DECIMAL) KBAU	D %I	ERROR	VALUE (DECIMAL)
0.3	3	0.301	+0.23	185	0	.300	+0.16	51	0.256	; -	14.67	1
1.2	2	1.190	-0.83	46	1	.202	+0.16	12	NA		_	_
2.4	1	2.432	+1.32	22	2	.232	-6.99	6	NA		_	_
9.6	6	9.322	-2.90	5	1	NA	_	_	NA		_	_
19.	2	18.64	-2.90	2		NA	_	_	NA		_	_
76.	8	NA	_	_	1	NA	_	_	NA		_	_
96	6	NA	_	_	1	NA	_	_	NA		_	_
30	0	NA	_	_	1	NA	_	_	NA		_	_
50	0	NA	_	_		NA	_	_	NA		_	_
HIG	iΗ	55.93	_	0	1	5.63	_	0	0.512	2	_	0
LO	N	0.218	—	255	0	.061		255	0.002	2		255

15.2.13 ACKNOWLEDGE SEQUENCE TIMING

An acknowledge sequence is enabled by setting the acknowledge sequence enable bit, ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the acknowledge data bit is presented on the SDA pin. If the user wishes to generate an acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an acknowledge sequence. The baud rate generator then counts for one rollover period (TBRG), and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off and the SSP module then goes into IDLE mode (Figure 15-29).

15.2.13.1 WCOL Status Flag

If the user writes the SSPBUF when an acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 15-29: ACKNOWLEDGE SEQUENCE WAVEFORM



EXAMPLE 15-2: INTERFACING TO A 24LC01B SERIAL EEPROM (USING MPLAB C17)

```
// Writes the byte data to 24LC01B at the specified address
void ByteWrite(static unsigned char address, static unsigned char data)
{
   StartI2C();
                                    // Send start bit
                                    // Wait for idle condition
   IdleI2C();
   WriteI2C(CONTROL);
                                    // Send control byte
   IdleI2C();
                                    // Wait for idle condition
   if (!SSPCON2bits.ACKSTAT)
                                    // If 24LC01B ACKs
    {
       WriteI2C(address);
                                    // Send control byte
       IdleI2C();
                                    // Wait for idle condition
                                    // If 24LC01B ACKs
       if (!SSPCON2bits.ACKSTAT)
           WriteI2C(data);
                                    // Send data
   }
   IdleI2C();
                                    // Wait for idle condition
   StopI2C();
                                    // Send stop bit
                                    // Wait for idle condition
   IdleI2C();
   return;
// Reads a byte of data from 24LC01B at the specified address
unsigned char ByteRead(static unsigned char address)
                                    // Send start bit
   StartI2C();
   IdleI2C();
                                    // Wait for idle condition
   WriteI2C(CONTROL);
                                    // Send control byte
   IdleI2C();
                                    // Wait for idle condition
    if (!SSPCON2bits.ACKSTAT)
                                    // If the 24LC01B ACKs
    {
                                    // Send address
       WriteI2C(address);
                                    // Wait for idle condition
       IdleI2C();
       if (!SSPCON2bits.ACKSTAT) // If the 24LC01B ACKs
       {
           RestartI2C();
                                    // Send restart
           IdleI2C();
                                   // Wait for idle condition
                                 // Send control byte with R/W set
           WriteI2C(CONTROL+1);
           IdleI2C();
                                    // Wait for idle condition
                                      // If the 24LC01B ACKs
           if (!SSPCON2bits.ACKSTAT)
           {
                                        // Read a byte of data from 24LC01B
               getcI2C();
                                       // Wait for idle condition
               IdleI2C();
               NotAckI2C();
                                       // Send a NACK to 24LC01B
               IdleI2C();
                                       // Wait for idle condition
                                       // Send stop bit
               StopI2C();
               IdleI2C();
                                        // Wait for idle condition
             }
       }
    }
   return(SSPBUF);
```

PIC17C7XX

FIGURE 16-3: ANALOG INPUT MODEL



17.4.2 MINIMIZING CURRENT CONSUMPTION

To minimize current consumption, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should be at VDD or VSS. The contributions from on-chip pull-ups on PORTB should also be considered and disabled, when possible.

17.5 Code Protection

The code in the program memory can be protected by selecting the microcontroller in Code Protected mode (PM2:PM0 = '000').

In this mode, instructions that are in the on-chip program memory space, can continue to read or write the program memory. An instruction that is executed outside of the internal program memory range will be inhibited from writing to, or reading from, program memory.

Note: Microchip does not recommend code protecting windowed devices.

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

18.0 INSTRUCTION SET SUMMARY

The PIC17CXXX instruction set consists of 58 instructions. Each instruction is a 16-bit word divided into an OPCODE and one or more operands. The opcode specifies the instruction type, while the operand(s) further specify the operation of the instruction. The PIC17CXXX instruction set can be grouped into three types:

- byte-oriented
- bit-oriented
- · literal and control operations

These formats are shown in Figure 18-1.

Table 18-1 shows the field descriptions for the opcodes. These descriptions are useful for understanding the opcodes in Table 18-2 and in each specific instruction descriptions.

For **byte-oriented instructions**, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' = '0', the result is placed in the WREG register. If 'd' = '1', the result is placed in the file register specified by the instruction.

For **bit-oriented instructions**, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control operations**, 'k' represents an 8or 13-bit constant or literal value.

The instruction set is highly orthogonal and is grouped into:

- byte-oriented operations
- bit-oriented operations
- · literal and control operations

All instructions are executed within one single instruction cycle, unless:

- a conditional test is true
- the program counter is changed as a result of an instruction
- a table read or a table write instruction is executed (in this case, the execution takes two instruction cycles with the second cycle executed as a NOP)

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 25 MHz, the normal instruction execution time is 160 ns. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 320 ns.

TABLE 18-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (00h to FFh)
р	Peripheral register file address (00h to 1Fh)
i	Table pointer control i = '0' (do not change)
	i = '1' (increment after instruction execution)
t	Table byte select t = '0' (perform operation on lower
	byte) t = '1' (perform operation on upper byte literal field
	constant data)
WREG	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= '0' or '1')
	The assembler will generate code with $x = 0^{\circ}$. It is
	the recommended form of use for compatibility with
	all Microchip solution acleat
a	0 = store result in WREG
	1 = store result in file register f
	Default is d = '1'
u	Unused, encoded as '0'
s	Destination select
	0 = store result in file register f and in the WREG
	Default is $s = '1'$
label	Label name
C,DC,	ALU status bits Carry, Digit Carry, Zero, Overflow
GLINTD	Global Interrupt Disable bit (CPLISTA<4>)
TBLPTR	Table Pointer (16-bit)
TBLAT	Table Latch (16-bit) consists of high byte (TBLATH)
	and low byte (TBLATL)
TBLATL	Table Latch low byte
TBLATH	Table Latch high byte
TOS	Top-of-Stack
PC	Program Counter
BSR	Bank Select Register
WDT	Watchdog Timer Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the WREG register or the speci-
	nea register file location
	Options Contents
()	
\rightarrow	Assigned to
<>	Register bit field
∈	In the set of
italics	User defined term (font is courier)

PIC17C7XX

RRNC	F	R	otate F	Rig	ht f	(n	o car	ry)		
Syntax	x:	[/	label]	R	RNC	CF	f,d			
Opera	inds:	0 d	≤ f ≤ 25 ∈ [0,1]	55						
Opera	ition:	f< f<	$f < n > \rightarrow d < n-1 >;$ $f < 0 > \rightarrow d < 7 >$							
Status	Affected:	Ν	None							
Encod	ling:		0010		000d	L	fff	f	ffff	
Descr	iption:	Th or pl pl	ne conte ne bit to aced in aced ba	ents the WF .ck	s of re right REG. in req	egi If If ' gis	ster 'f' ' 'd' is (d' is 1 ter 'f'.	are 0, the , the	rotated e result is e result is	
						re	gister	t		
Words	8:	1								
Cycles	S:	1								
Q Cyc	le Activity:									
	Q1		Q2		(23	5		Q4	
	Decode	re	Read gister 'f'		Pro D	oce)ata	ess a	V de	Vrite to stination	
Exam	<u>ple 1</u> :	RI	RNCF	RI	EG,	1				
В	efore Instru	ctio	n							
	WREG	=	?	0.1	. 1 1					
۸	ftor Instruct	= ion	1101	01	LII					
A	WREG	=	0							
	REG	=	1110	10	011					
Exam	<u>ple 2</u> :	RI	RNCF	RI	EG,	0				
В	efore Instru	ctio	n							
	WREG BEG	=	? 1101	01	11					
Δ	fter Instruct	ion		01						
~	WREG	=	1110	10)11					
	REG	=	1101	01	L11					

SET	F	Set f							
Synt	ax:	[label]	SETF	f,s					
Ope	rands:	0 ≤ f ≤ 255 s ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ s \in [0,1] \end{array}$						
Operation:		$FFh \rightarrow f;$ $FFh \rightarrow d$	$\begin{array}{l} FFh \to f;\\ FFh \to d \end{array}$						
Statu	us Affected:	None							
Encoding:		0010	101s	ffff	ffff				
Desc	cription:	If 's' is 0, bo 'f' and WRE only the da to FFh.	oth the da EG are se ta memo	ata mem et to FFh ry locati	ory location n. If 's' is 1, ion 'f' is set				
Word	ds:	1							
Cycl	es:	1	1						
QC	cle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read register 'f'	Proce Dat	ess a	Write register 'f' and other specified register				
Exar	<u>mple1</u> : Before Instru	SETF :	REG, 0						
	REG WREG	= 0xDA = 0x05							

	ILC O	_	0/0//		
	WREG	=	0x05		
Afte	er Instruc	tion			
	REG	=	0xFF		
	WREG	=	0xFF		
<u>Exampl</u>	<u>e2</u> :	SE	ETF	REG,	1
Bet	fore Instru	uctio	n		
	REG	=	0xDA		
	MOLO		005		
	WREG	=	0X05		

WREG = 0x05

0xFF

After Instruction REG =

SLEEP	Enter SLEEP mode							
Syntax:	[label] S	SLEEP						
Operands:	None	None						
Operation:	$\begin{array}{l} 00h \rightarrow W\\ 0 \rightarrow WDT\\ 1 \rightarrow \overline{TO};\\ 0 \rightarrow PD \end{array}$	DT; F postsca	aler;					
Status Affected:	TO, PD							
Encoding:	0000	0000	0000	0011				
Description:	The power cleared. Th set. Watch scaler are The proces mode with	r-down sta ne time-ou dog Time cleared. ssor is pu the oscill	atus bit ut status er and it ut into S lator sto	(PD) <u>is</u> s bit (TO) is s post- LEEP opped.				
Words:	1	1						
Cycles:	1	1						
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	No operation	Proce Data	SS 1	Go to sleep				
Example: Before Instru TO = PD = After Instruct TO = PD = † If WDT causes	SLEEP iction ? ion 1 † 0 s wake-up, th	nis bit is	cleared	d				

SUB	SLW	Subtract WREG from Literal								
Synt	ax:	[[<i>label</i>] SUBLW k							
Ope	rands:	C	$0 \le k \le 255$							
Ope	ration:	k	$k - (WREG) \rightarrow (WREG)$							
Statu	us Affected:	C	OV, C, DC, Z							
Enco	oding:		1011 0010 kkkk kkkk							
Description:			WREG is subtracted from the eight-bit literal 'k'. The result is placed in WREG.							
Wor	ds:	1	l							
Cycl	es:	1	l							
QC	vcle Activity:									
	Q1		Q2		Q3			Q4		
	Decode	lit	Read Process literal 'k' Data			V V	Vrite to VREG			
<u>Exar</u>	Example 1: SUBLW 0x02									
	Before Instru	ictio	n							
	WREG C	=	1 ?							
	After Instruct	ion								
	C	=	1	: re	sult is po	ositive	;			
	Z	=	0	,						
<u>Exar</u>	<u>mple 2</u> :									
	Before Instru	ictio	n 2							
	C	=	2 ?							
	After Instruct	ion								
	WREG	=	0							
	C Z	=	1	; re	sult is ze	ero				
<u>Exar</u>	<u>mple 3</u> :	-	I							
	Before Instru	ictio	n							
	WREG	=	3							
	C	=	?							
	Atter Instruct	ion	FF	· (2	s comple	mon	t)			
	C	=	0	; (2 ; re	sult is ne	gativ	e			
	Z	=	0							

TABLRD	Table Re	ead	
Example1:	TABLRD	1, 1,	REG ;
Before Instruc REG TBLATH TBLATL TBLPTR MEMORY(tion TBLPTR)	= = = =	0x53 0xAA 0x55 0xA356 0x1234
After Instruction REG TBLATH TBLATL TBLPTR MEMORY(on (table v TBLPTR)	vrite con = = = = =	mpletion) 0xAA 0x12 0x34 0xA357 0x5678
Example2:	TABLRD	0, 0,	REG ;
Before Instruc REG TBLATH TBLATL TBLPTR MEMORY(tion TBLPTR)	= = = =	0x53 0xAA 0x55 0xA356 0x1234
After Instructio REG TBLATH TBLATL TBLPTR MEMORY(n (table v	vrite coi = = = =	mpletion) 0x55 0x12 0x34 0xA356 0x1234

TAB	LWT	Table Wri	ite				
Synt	ax:	[label]	TABLWT t,	i,f			
Ope	rands:	$0 \le f \le 25$	5				
		i ∈ [0,1] t ∈ [0,1]					
Ope	ration:	lf t = 0.					
000		$f \rightarrow TBLA$	TL;				
		If $t = 1$,	τц.				
		$T \rightarrow TBLA$ TBLAT \rightarrow	Prog Men	n (TBLPTR);			
		If i = 1,	.				
		IBLPIR · If i – 0	TBLPTR + 1 \rightarrow TBLPTR				
		TBLPTR i	s unchang	ed			
Statu	us Affected	: None					
Enco	oding:	1010	11ti i	fff ffff			
Des	cription:	1. Load	value in 'f' ir	nto 16-bit table			
		latch (If t = 1	(TBLAT) I: load into h	niah byte:			
		If $t = 0$): load into l	ow byte			
		2. The c	ontents of T	BLAT are writ-			
		locatio	on pointed to	by TBLPTR.			
		If TB	LPTR point	ts to external			
		the in:	the instruction takes two-cycle.				
		If TBL	If TBLPTR points to an internal FPROM location, then the				
		instru	ction is ter	minated when			
	te. The	an inte	errupt is rec	eived.			
INC	volta	ige for success	ful program	ming of internal			
	men	ory.					
	the p	programming se	ramming sequence of internal memory				
	will Toy)	be interrupted.	A short wri	te will occur (2			
	affeo	ted.	nemery loo				
		3. The T	BLPTR car	n be automati-			
		cally i If i = 1	cally incremented If i = 1 [·] TBLPTR is not				
		11 : 0	incremented				
Wor	If I = 0; IBLPTR is incremented						
Cycl	us.	ı 2 (many if	write is to	on chin			
Cyci	EPROM program memory)						
QC	ycle Activity	/:					
	Q1	Q1 Q2 Q3 Q4					
	Decode	Read	Process	Write			
		register T	Data	TBLATH or			
				TBLATL			
	No operation	No operation	No operation	No operation			
		(Table Pointer		(Table Latch on			
		on Address bus)		Address bus, WR goes low)			
	No operation	No operation (Table Pointer on Address bus)	No operation	No operation (Table Latch on <u>Add</u> ress bus, WR goes low)			

19.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB[™] Object Librarian
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
- ICEPIC[™] In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD for PIC16F87X
- Device Programmers
 - PRO MATE[®] II Universal Device Programmer
- PICSTART[®] Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™]1 Demonstration Board
 - PICDEM 2 Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - KEELOQ[®] Demonstration Board

19.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows[®]-based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- A full-featured editor
- A project manager
- Customizable toolbar and key mapping
- A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
 - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

19.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PIC MCU's.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

19.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

20.1 DC Characteristics

			Standard Operating Conditions (unless otherwise stated)						
PIC17LC7XX	-08		Operating	tempera	ature				
(Commerci	al, Industria	l)	$-40^{\circ}\text{C} \leq \text{Ta} \leq +85^{\circ}\text{C}$ for industrial and						
					0°	°C ≤ T/	$A \leq +70^{\circ}C$ for commercial		
PIC17C7XX-1	6		Standard Operating Conditions (unless otherwise stated)						
(Commerci	al Industria	Extended)	Operating	Operating temperature					
PIC17C7XX-33				-4	$0^{\circ}C \leq TA$	\leq +125°C for extended			
(Commercial Industrial Extended)				-4	$0^{\circ}C \leq TA$	$A \leq +85^{\circ}C$ for industrial			
(,	,,			0°	°C ≤ TA	$A \leq +70^{\circ}C$ for commercial		
Param.	Sym	Characteristic	Min	Min Typ† Max U		Units	Conditions		
No.									
D001	Vdd	Supply Voltage							
		PIC17LC7XX	3.0		5.5	V			
D001		PIC17C7XX-33	4.5		5.5	V			
		PIC17C7XX-16	VBOR	—	5.5	V	(BOR enabled) (Note 5)		
D002	Vdr	RAM Data Retention	1.5			V	Device in SLEEP mode		
		Voltage (Note 1)							
D003	VPOR	VDD Start Voltage to	_	Vss	_	V	See section on Power-on		
		ensure internal					Reset for details		
		Power-on Reset signal							
D004	SVDD	VDD Rise Rate to ensure	e proper op	peration					
		PIC17LCXX	0.010	_	_	V/ms	See section on Power-on		
							Reset for details		
D004		PIC17CXX	0.085	_		V/ms	See section on Power-on		
							Reset for details		
D005	VBOR	Brown-out Reset	3.65		4.35	V			
		voltage trip point							
D006	VPORTP	Power-on Reset trip		2.2	_	V	VDD = VPORTP		
		point							

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT disabled.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD/(2 \bullet R)$.

For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes Extended Microcontroller mode).

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula IR = VDD/2REXT (mA) with REXT in kOhm.
- 5: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device (-16) will operate correctly to this trip point.

			Standard Operating Conditions (unless otherwise stated)						
PIC17LC7XX	-08		Operating	g tempera	ature				
(Commerci	al, Industria	l)	$-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and						
			$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial						
PIC17C7XX-1	16		Standard Operating Conditions (unless otherwise stated)						
(Commerci	al. Industria	I. Extended)	Operating temperature						
PIC17C7XX-3	33	.,,			-4	$0^{\circ}C \le TA$	\leq +125°C for extended		
(Commercial, Industrial, Extended)				-4	$0^{\circ}C \leq 1/2^{\circ}C < T/2^{\circ}$	$A \le +85^{\circ}C$ for industrial			
Derem	C	Characteristic	Mire	Treat	Max	$C \ge 1/$			
Param.	Sym	Characteristic	IVIIN	турт	wax	Units	Conditions		
D010	חח	Supply Current (Note 2))						
DOTO			.) 	2	6	m۸	$E_{000} = 4 \text{ MHz} (\text{Note } 4)$		
D010				3	0	mA			
D010				3	6	mA			
D011		PIC1/LC/XX	_	5	10	mA	FOSC = 8 MHz		
D011		PIC17C7XX	-	5	10	mA	Fosc = 8 MHz		
D012			—	9	18	mA	FOSC = 16 MHz		
D014		PIC17LC7XX	-	85	150	μA	Fosc = 32 kHz,		
_							(EC osc configuration)		
D015		PIC17C7XX	—	15	30	mA	Fosc = 33 MHz		
D021	IPD	Power-down Current (N	Note 3)	-	-				
		PIC17LC7XX	—	<1	5	μA	VDD = 3.0V, WDT disabled		
D021		PIC17C7XX	—	<1	20	μΑ	VDD = 5.5V, WDT disabled		
(commercial,									
industrial)									
D021A			—	2	20	μA	VDD = 5.5V, WDT disabled		
(extended)									
		Module Differential Cur	rrent						
D023	∆lbor	BOR circuitry	-	75	150	μA	VDD = 4.5V, BODEN		
							enabled		
D024	∆IWDT	Watchdog Timer	-	10	35	μA	VDD = 5.5V		
D026	∆IAD	A/D converter	-	1	-	μA	VDD = 5.5V, A/D not		
							converting		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT disabled.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD/(2 \bullet R)$.

For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL \bullet VDD) \bullet f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes Extended Microcontroller mode).

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula IR = VDD/2REXT (mA) with REXT in kOhm.
- **5:** This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device (-16) will operate correctly to this trip point.

INDEX

Α
A/D
Accuracy/Error189
ADCON0 Register179
ADCON1 Register
ADIF bit
Analog Input Model Block Diagram
Analog-to-Digital Converter
Block Diagram
Configuring Analog Port Pins
Configuring the Interrupt
Configuring the Module
Connection Considerations
Conversion Clock
Converter Characteristics
Delaye 183
Effects of a BESET 188
Equations 183
Flow Chart of A/D Operation 187
GO/DONE bit
Internal Sampling Switch (Bss) Impedence 183
Operation During SLEEP 188
Sampling Bequirements 183
Sampling Time 183
Source Impedence 183
Time Delays
Transfer Function
A/D Interrupt
A/D Interrupt Flag bit. ADIF
A/D Module Interrupt Enable, ADIE
ACK 144
<i>·</i> · · · · · · · · · · · · · · · · · ·
Acknowledge Data bit, AKD
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADLW202ADDWF202
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADLW202ADDLW202ADDWF202ADDWFC203
Acknowledge Data bit, AKD.136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADLW202ADDWF202ADDWFC203ADIE36
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADLW202ADDWF202ADDWF203ADIE36ADIF38
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADLW202ADDWF202ADDWF203ADIE36ADIF38ADRES Register179
Acknowledge Data bit, AKD. 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWF 202 ADWF 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADLW202ADDWF202ADDWF203ADIE36ADIF38ADRES Register179ADRESL49
Acknowledge Data bit, AKD. 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWF 202 ADWF 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESL 49 AKD 136
Acknowledge Data bit, AKD. 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESL 49 AKD 136 AKE 136
Acknowledge Data bit, AKD. 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWFC 203 ADIE 36 ADIE 38 ADRES Register 179 ADRESL 49 AKD 136 AKE 136 AKS 136, 159
Acknowledge Data bit, AKD. 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWF 202 ADWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESL 49 AKD 136 AKE 136 AKE 136 ALU 11
Acknowledge Data bit, AKD. 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWF 202 ADWF 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESL 49 AKD 136 AKE 136 AKE 136 AKS 1
Acknowledge Data bit, AKD. 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWF 202 ADWF 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESL 49 AKD 136 AKE 136 AKS 136 AKS 136 ALU 11 ALUSTA 198 ALUSTA Register 51
Acknowledge Data bit, AKD. 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWF 202 ADWF 203 ADIE 36 ADIE 36 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKE 136 AKE 136 AKB 136 AKE 136 AKE 136 AKE 136 AKB 136 AKB 136 ALU 11 ALUSTA Register 51 ANDLW 203
Acknowledge Data bit, AKD. 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWF 202 ADWF 203 ADIE 36 ADIE 36 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 ALU 11 ALUSTA Register 51 ANDLW 203 ANDWF 204
Acknowledge Data bit, AKD. 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWF 202 ADWF 202 ADIF 36 ADIE 36 ADIE 36 ADIE 36 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKS 136 ALU 11 ALUSTA Register 51 ANDLW 203 ANDWF 204 Application Note AN552, 'Implementing Wake-up
Acknowledge Data bit, AKD 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADDWF 202 ADWFC 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKE 136 AKS 136 ALUSTA Register 51 ANDLW 203 ANDWF 204 Application Note AN552, 'Implementing Wake-up 74
Acknowledge Data bit, AKD 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWF 202 ADWF 203 ADIE 36 ADIE 36 ADIE 36 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKS 136 ALU 11 ALUSTA Register 51 ANDLW 203 ANDWF 204 Application Note AN552, 'Implementing Wake-up on Keystroke.' 74 Application Note AN578, "Use of the SSP Module 204
Acknowledge Data bit, AKD 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADDWF 202 ADWFC 203 ADIE 36 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKS 136, 159 ALU 11 ALUSTA Register 51 ANDLW 203 ANDWF 204 Application Note AN552, 'Implementing Wake-up 74 Application Note AN578, "Use of the SSP Module in the I ² C Multi-Master Environment."
Acknowledge Data bit, AKD 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADDWF 202 ADDWF 203 ADIE 36 ADIF 38 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKS 136 ALU 11 ALUSTA Register 51 ANDWF
Acknowledge Data bit, AKD 136 Acknowledge Pulse 144 Acknowledge Sequence Enable bit, AKE 136 Acknowledge Status bit, AKS 136 ADCON0 49 ADCON1 49 ADLW 202 ADWF 202 ADWF 202 ADWF 202 ADIF 36 ADIE 36 ADIE 36 ADIE 36 ADRES Register 179 ADRESH 49 AKD 136 AKE 136 AKS 136, 159 ALU 11 ALUSTA Register 51 ANDLW 203 ANDWF 204 Application Note AN552, 'Implementing Wake-up 74 Application Note AN578, "Use of the SSP Module 11 In the I ² C Multi-Master Environment." 143 Assembler 203 MPASM Assembler 203
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADLW202ADDWF202ADDWF203ADIE36ADIF38ADRES Register179ADRESH49AKD136AKE136AKS136, 159ALU11ALUSTA Register51ANDLW203ANDWF204Application Note AN552, 'Implementing Wake-up on Keystroke.'74Application Note AN578, "Use of the SSP Module in the I²C Multi-Master Environment."143Assembler233Asynchronous Master Transmission123Accenter States123
Acknowledge Data bit, AKD136Acknowledge Pulse144Acknowledge Sequence Enable bit, AKE136Acknowledge Status bit, AKS136ADCON049ADCON149ADLW202ADDWF202ADDWF203ADIE36ADIF38ADRES Register179ADRESH49AKD136AKE136AKS136, 159ALU11ALUSTA Register51ANDLW203ANDWF204Application Note AN552, 'Implementing Wake-up on Keystroke.'74Application Note AN578, "Use of the SSP Module in the I²C Multi-Master Environment."143Assembler233Asynchronous Master Transmission123Asynchronous Transmitter123

в

Bank Select Register (BSR) 57
Banking 46, 57
Baud Rate Formula 120
Baud Rate Generator 153
Baud Rate Generator (BRG) 120
Baud Rates
Asynchronous Mode 122
Synchronous Mode 121
BCF
BCLIE
BCLIF
BF 134, 144, 159, 162
Bit Manipulation 198
Block Diagrams
A/D
Analog Input Model 184
Baud Rate Generator 153
BSR Operation57
External Brown-out Protection Circuit (Case1)
External Power-on Reset Circuit
External Program Memory Connection
I ² C Master Mode 151
I ² C Module143
Indirect Addressing 54
On-chip Reset Circuit 23
PORTD 80
PORTE 82, 90, 91
Program Counter Operation 56
PWM 107
RA0 and RA172
RA2
RA3
RA4 and RA5
RB3:RB2 Port Pins
RB7:RB4 and RB1:RB0 Port Pins
RC7:RC0 Port Pins
SSP (I ² C Mode)143
SSP (SPI Mode)
SSP Module (I ² C Master Mode)
SSP Module (I ² C Slave Mode)
SSP Module (SPI Mode)
Timer3 with One Capture and One Period Register. 110
TMR1 and TMR2 in 16-bit Timer/Counter Mode 105
TMR1 and TMR2 In Two 8-bit Timer/Counter Mode 104
Liging CALL COTO
WDT 102
WDT
BODEN
BOITOW
Brown out Protection 21
Brown out Poset (POP)
Blown-out neset (BOR)
DSF
BSD Operation 57
BTESC 205
BTESS 200
BTG 200
Buffer Full bit BE
Buffer Full Status hit BE 124
Build i di Glaus bil, Di
Bug / a bla duon 170
Bus Collision
Bus Collision Section 170