



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	678 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c762t-33-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams cont.'d



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT	
Bank 6											
SSPADD	SSP Addre	ess Register	r in I ² C Slave	e mode. SSP	Baud Rate	Reload Regi	ister in I ² C Ma	aster mode	0000 0000	0000 0000	
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000	
SSPCON2	GCEN	AKSTAT	AKDT	AKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000	
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000	
SSPBUF	Synchrono	ous Serial Po	ort Receive B	Buffer/Transn	nit Register				xxxx xxxx	uuuu uuuu	
Unimplemented	—	—	—		—	—	—	—			
Unimplemented	—	—	_		—	—	—	—			
Unimplemented	—	—	—	_	—	—	—	—			
PW3DCL	DC1	DC0	TM2PW3	_	—	_	—	—	xx0	uu0	
PW3DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu	
CA3L	Capture3 I	_ow Byte							XXXX XXXX	uuuu uuuu	
САЗН	Capture3 I	High Byte		xxxx xxxx	uuuu uuuu						
CA4L	Capture4 I	_ow Byte							xxxx xxxx	uuuu uuuu	
CA4H	Capture4 I	High Byte							XXXX XXXX	uuuu uuuu	
TCON3	—	CA40VF	CA30VF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000	
Unimplemented	—	—	—	—	—	—	—	—			
DDRH	Data Direc	tion Registe	er for PORTH	1					1111 1111	1111 1111	
PORTH ⁽⁴⁾	RH7/ AN15	RH6/ AN14	RH5/ AN13	RH4/ AN12	RH3	RH2	RH1	RH0	XXXX XXXX	uuuu uuuu	
DDRJ	Data Direc	tion Registe	er for PORTJ						1111 1111	1111 1111	
PORTJ ⁽⁴⁾	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	xxxx xxxx	uuuu uuuu	
Unimplemented			_	_	_			—			
Unimplemented	_	—	—	_	_	—	—	—			
Unimplemented	_	—	—	_	_	—	—	—			
Unimplemented	_	_	_	_	_	_	—	—			
d											
PRODL	Low Byte of	of 16-bit Pro	duct (8 x 8 F	lardware Mu	ltiply)				xxxx xxxx	uuuu uuuu	
PRODH	High Byte	of 16-bit Pro	oduct (8 x 8 l	Hardware Mu	ıltiply)				xxxx xxxx	uuuu uuuu	
	Name SSPADD SSPCON1 SSPCON2 SSPSTAT SSPBUF Unimplemented Unimplemented Unimplemented Unimplemented PW3DCL PW3DCL PW3DCH CA3L CA3H CA4L CA4H TCON3 Unimplemented DDRH PORTH(4) DDRJ PORTJ(4) Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Newplemented Unimplemented Unimplemented Unimplemented Newplemented Unimplemented Unimplemented Newplemented Newplemented Newplemented Statemented Statemented Statemented Unimplemented Unimplemented Newplemented Newplemented Newplemented Newplemented Newplemented Statemented Statem	NameBit 7SSPADDSSP AddreSSPCON1WCOLSSPCON2GCENSSPSTATSMPSSPBUFSynchronoUnimplemented—Unimplemented—Unimplemented—PW3DCLDC1PW3DCHDC9CA3LCapture3 ICA4LCapture4 ICA4HCapture4 ITCON3—Unimplemented—DDRHData DirectPORTH(4)RH7/ AN15DDRJData DirectPORTJ(4)RJ7Unimplemented—Unimplemented—Unimplemented—PORTJ(4)RJ7Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—PRODLLow Byte GPRODLLow Byte G	NameBit 7Bit 6SSPADDSSP Addr=sequenceSSPCON1WCOLSSPOVSSPCON2GCENAKSTATSSPSTATSMPCKESSPBUFSynchronous Serial Produce—Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——PW3DCLDC1DC0PW3DCHDC9DC8CA3LCapture3 High ByteCA4LCapture4 High ByteCA4LCapture4 High ByteTCON3—CA40VFUnimplemented——DDRHData Direction RegisterPORTH(4)RH7/ AN15RH6/ AN14DDRJData Direction RegisterPORTJ(4)RJ7RJ6Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——MLow Byte of 16-bit Produce—PRODLLow Byte of 16-bit Produce—PRODLLow Byte of 16-bit Produce—	NameBit 7Bit 6Bit 5SSPADDSSP Address Register in I²C Slave SSPCON1WCOLSSPOVSSPENSSPCON2GCENAKSTATAKDTSSPSTATSMPCKED/ĀSSPBUFSynchronous Serial Port Receive BUnimplemented——Unimplemented——Unimplemented——Unimplemented——V3DCLDC1DC0TM2PW3PW3DCHDC9DC8DC7CA3LCapture3 Low ByteCA4LCA4LCapture4 High ByteCA4LCA4HCapture4 High ByteCA3OVFUnimplemented——DDRHData Direction Register for PORTHPORTH(4)RH7/ AN15RH6/ AN14DDRJData Direction Register for PORTJPORTJ(4)RJ7RJ6RJ7RJ6RJ5Unimplemented——Unimplemented——Unimplemented——Unimplemented——MBJ7RJ6RJ5Unimplemented——Unimplemented——MLow Byte of 16-bit Product (8 x 8 hPRODLLow Byte of 16-bit Product (8 x 8 hPRODLLow Byte of 16-bit Product (8 x 8 h	NameBit 7Bit 6Bit 5Bit 4SSPADDSSP Address Register in I²C Slave mode. SSPSSPCON1WCOLSSPOVSSPENCKPSSPCON2GCENAKSTATAKDTAKENSSPSTATSMPCKED/ĀPSSPBUFSynchronous Serial Port Receive Buffer/TransmUnimplemented——Unimplemented————Unimplemented————Unimplemented————PW3DCLDC1DC0TM2PW3—PW3DCLDC1DC0TM2PW3—PW3DCLDC1DC0TM2PW3—PW3DCLDC1DC0TM2PW3—CA3LCapture3 Low ByteCA3LCapture4 Low ByteCA4LCapture4 Low ByteCA4LCapture4 Low ByteCA4LCapture4 High ByteTCON3—TCON3—CA40VFCA30VFCA4ED1Unimplemented———DDRHData Direction Register for PORTHPORTJ ⁽⁴⁾ RH7/ AN15RH6/ AN14RH5/ AN12DDRJData Direction Register for PORTJPORTJ ⁽⁴⁾ RJ7RJ6RJ5RJ4Unimplemented——Unimplemented———Unimplemented———Unimplemented———Unimplemented———Unimplemented———<	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 SSPADD SSP Address Register in I ² C Slave mode. SSP Baud Rate SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN SSPSTAT SMP CKE D/A P S SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register — — — Unimplemented — — — — — — Unimplemented — — — — — — — Unimplemented — — — — — — — W3DCL DC1 DC0 TM2PW3 — — — — PW3DCL DC1 DC0 TM2PW3 — — — — — — — — — — — — — — — MC6 DC5	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 SSPADD SSP Address Register in I ² C Slave mode. SSP Baud Rate Reload Registres SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN SSPSTAT SMP CKE D/Å P S R/W SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register Unimplemented — … … … … … … … … … … …	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 SSPADD SSP Address Register in I ² C Slave mode. SSP Baud Rate Reload Register in I ² C M. SSPCON1 WCOL SSPV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN RSEN SSPSTAT SMP CKE D/Ā P S RW UA SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register Unimplemented — = = M	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SSPADD SSP Address Register in I ² C Slave mode. SSP Baud Rate Reload Register in I ² C Master mode SSPM0 SSPM1 SSPM0 SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN RSEN SEN SSPSTAT SMP CKE D/A P S R/W UA BF SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register — … … … … … …	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOR SSPADD SSP Address Register in I ² C Slave mode. SSP Baud Rate Reload Register in I ² C Master mode 0000 0000 SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM1 SSPM0 0000 0000 SSPCON2 GCEN AKSTAT AKDT AKEN RCEN PEN RSEN SEN 0000 0000 SSPSTAT SMP CKE D/Ā P S R/W UA BF 0000 0000 SSPSTAT SMP CKE D/Ā P S R/W UA BF 0000 0000 SSPSTAT SMP CKE D/Ā P S R/W UA BF 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000	

SPECIAL FUNCTION REGISTERS (CONTINUED) TABLE 7-3

Shaded cells are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose

contents are updated from, or transferred to, the upper byte of the program counter.

2: The TO and PD status bits in CPUSTA are not affected by a MCLR Reset.

3: Bank 8 and associated registers are only implemented on the PIC17C76X devices.

4: This is the value that will be in the port output latch.

5: When the device is configured for Microprocessor or Extended Microcontroller mode, the operation of this port does not rely on these registers.

6: On any device RESET, these pins are configured as inputs.

7.2.2.1 ALU Status Register (ALUSTA)

The ALUSTA register contains the status bits of the Arithmetic and Logic Unit and the mode control bits for the indirect addressing register.

As with all the other registers, the ALUSTA register can be the destination for any instruction. If the ALUSTA register is the destination for an instruction that affects the Z, DC, C, or OV bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the ALUSTA register as destination may be different than intended.

For example, the CLRF ALUSTA, F instruction will clear the upper four bits and set the Z bit. This leaves the ALUSTA register as 0000u1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the ALUSTA register, because these instructions do not affect any status bits. To see how other instructions affect the status bits, see the "Instruction Set Summary."

Note 1: The C and DC bits operate as a borrow and
digit borrow bit, respectively, in subtraction.
See the SUBLW and SUBWF instructions for
examples.

2: The overflow bit will be set if the 2's complement result exceeds +127, or is less than -128.

The Arithmetic and Logic Unit (ALU) is capable of carrying out arithmetic or logical operations on two operands, or a single operand. All single operand instructions operate either on the WREG register, or the given file register. For two operand instructions, one of the operands is the WREG register and the other is either a file register, or an 8-bit immediate constant.

REGISTER 7-1: ALUSTA REGISTER (ADDRESS: 04h, UNBANKED)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-x	R/W-x	R/W-x	R/W-x			
	FS3	FS2	FS1	FS0	OV	Z	DC	С			
	bit 7							bit 0			
bit 7-6	FS3:FS2: FSR1 Mode Select bits 00 = Post auto-decrement FSR1 value 01 = Post auto-increment FSR1 value 1x = FSR1 value does not change										
bit 5-4	FS1:FS0: FSR0 Mode Select bits 00 = Post auto-decrement FSR0 value 01 = Post auto-increment FSR0 value 1x = FSR0 value does not change										
bit 3	 OV: Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit7) to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred 										
bit 2	Z : Zero bit 1 = The re 0 = The re	sult of an arit sult of an arit	thmetic or loo thmetic or loo	gic operation gic operation	is zero is not zero						
bit 1	DC : Digit c For ADDWF 1 = A carry 0 = No car	arry/borrow l and Addlw out from the	bit instructions. e 4th low ord he 4th low or	er bit of the r der bit of the	esult occurr result	ed					
	Note:	For borrow,	the polarity i	s reversed.							
bit 0	C: Carry/b	orrow bit									
	 For ADDWF and ADDLW instructions. Note that a subtraction is executed by adding the two's complement of the second operand. For rotate (RRCF, RLCF) instructions, this bit is loaded with either the high or low order bit of the source register. 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result 										
	Note:	For borrow,	the polarity i	s reversed.							
	Legend.]			
	R = Reada	ble bit	W = W	ritable bit	U = Unin	nplemented bit,	read as '0'	,			

'1' = Bit is set

- n = Value at POR Reset

x = Bit is unknown

'0' = Bit is cleared

PIC17C7XX

NOTES:

10.3 PORTC and DDRC Registers

PORTC is an 8-bit bi-directional port. The corresponding data direction register is DDRC. A '1' in DDRC configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTC reads the status of the pins, whereas writing to PORTC will write to the port latch. PORTC is multiplexed with the system bus. When operating as the system bus, PORTC is the low order byte of the address/data bus (AD7:AD0). The timing for the system bus is shown in the Electrical Specifications section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 10-3 shows an instruction sequence to initialize PORTC. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

EXAMPLE 10-3: INITIALIZING PORTC

MOVLB	1	;	Select Bank 1
CLRF	PORTC,	F;	Initialize PORTC data
		;	latches before setting
		;	the data direction reg
MOVLW	0xCF	;	Value used to initialize
		;	data direction
MOVWF	DDRC	;	Set RC<3:0> as inputs
		;	RC<5:4> as outputs
		;	RC<7:6> as inputs

FIGURE 10-9: BLOCK DIAGRAM OF RC7:RC0 PORT PINS



13.2.2 FOUR CAPTURE MODE

This mode is selected by setting bit CA1/PR3. A block diagram is shown in Figure 13-6. In this mode, TMR3 runs without a period register and increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt Flag (TMR3IF) is set on this rollover. The TMR3IF bit must be cleared in software.

Registers PR3H/CA1H and PR3L/CA1L make a 16-bit capture register (Capture1). It captures events on pin RB0/CAP1. Capture mode is configured by the CA1ED1 and CA1ED0 bits. Capture1 Interrupt Flag bit (CA1IF) is set upon detection of the capture event. The corresponding interrupt mask bit is CA1IE. The Capture1 Overflow Status bit is CA1OVF.

All the captures operate in the same manner. Refer to Section 13.2.1 for the operation of capture.



FIGURE 13-6: TIMER3 WITH FOUR CAPTURES BLOCK DIAGRAM

14.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULES

Each USART module is a serial I/O module. There are two USART modules that are available on the PIC17C7XX. They are specified as USART1 and USART2. The description of the operation of these modules is generic in regard to the register names and pin names used. Table 14-1 shows the generic names that are used in the description of operation and the actual names for both USART1 and USART2. Since the control bits in each register have the same function, their names are the same (there is no need to differentiate).

The Transmit Status and Control Register (TXSTA) is shown in Figure 14-1, while the Receive Status and Control Register (RCSTA) is shown in Figure 14-2.

TABLE 14-1: USART MODULE GENERIC NAMES

Generic Name	USART1 Name	USART2 Name							
Registers									
RCSTA	RCSTA1	RCSTA2							
TXSTA	TXSTA1	TXSTA2							
SPBRG	SPBRG1	SPBRG2							
RCREG	RCREG1	RCREG2							
TXREG	TXREG1	TXREG2							
In	terrupt Control Bit	S							
RCIE	RC1IE	RC2IE							
RCIF	RC1IF	RC2IF							
TXIE	TX1IE	TX2IE							
TXIF	TX1IF	TX2IF							
Pins									
RX/DT	RA4/RX1/DT1	RG6/RX2/DT2							
TX/CK	RA5/TX1/CK1	RG7/TX2/CK2							

REGISTER 14-1: TXSTA1 REGISTER (ADDRESS: 15h, BANK 0) TXSTA2 REGISTER (ADDRESS: 15h, BANK 4)

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R-1	R/W-x						
	CSRC	TX9	TXEN	SYNC	_	—	TRMT	TX9D						
	bit 7							bit 0						
bit 7	CSRC: Clock Source Select bit													
	<u>Synchronc</u> 1 = Master 0 = Slave	<u>Synchronous mode:</u> 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source)												
	<u>Asynchron</u> Don't care	ious mode:												
bit 6	TX9 : 9-bit 1 = Select: 0 = Select:	TX9 : 9-bit Transmit Select bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission												
bit 5	TXEN : Tra 1 = Transr 0 = Transr SREN/CR	nsmit Enable nit enabled nit disabled EN overrides	bit TXEN in S`	YNC mode										
bit 4	SYNC: US (Synchron 1 = Synch 0 = Asynch	ART Mode Se ous/Asynchron ronous mode hronous mode	ect bit nous)											
bit 3-2	Unimplem	nented: Read	as '0'											
bit 1	TRMT : Transmit Shift Register (TSR) Empty bit 1 = TSR empty 0 = TSR full													
bit 0	bit 0 TX9D : 9th bit of Transmit Data (can be used to calculate the parity in software)													
	Legend:													
	R = Reada	able bit	W = W	/ritable bit	U = Unir	nplemented b	oit, read as 'C)'						
	- n = Value	at POR Rese	et '1' = B	it is set	'0' = Bit	is cleared	x = Bit is ur	nknown						

14.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-tozero (NRZ) format (one START bit, eight or nine data bits, and one STOP bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock x64 of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The Asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The USART Asynchronous module consists of the following components:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

14.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 14-1. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cvcle), the TXREG is empty and an interrupt bit, TXIF, is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit. TXIF will be set, regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG, the TRMT (TXSTA<1>) bit shows the status of the TSR.

TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

Note:	The TSR is not mapped in data memory,
	so it is not available to the user.

Transmission is enabled bv settina the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 14-3). The transmission can also be started by first loading TXREG and then setting TXEN. Normally, when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 14-4). Clearing TXEN during a transmission will cause the transmission to be aborted. This will reset the transmitter and the TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit value should be written to TX9D (TXSTA<0>). The ninth bit value must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).

Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 6. Load data to the TXREG register.
- 7. Enable the transmission by setting TXEN (starts transmission).

FIGURE 14-3: ASYNCHRONOUS MASTER TRANSMISSION





TABLE 14-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG1	Serial Por	Transmit	Register (L	JSART1)					xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG1	Baud Rate	e Generato	r Register	(USART1)					0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 4	TXREG2	Serial Port	Serial Port Transmit Register (USART2)								uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2	PBRG2 Baud Rate Generator Register (USART2)								0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as a '0'. Shaded cells are not used for asynchronous transmission.

14.3 USART Synchronous Master Mode

In Master Synchronous mode, the data is transmitted in a half-duplex manner; i.e., transmission and reception do not occur at the same time: when transmitting data, the reception is inhibited and vice versa. The synchronous mode is entered by setting the SYNC (TXSTA<4>) bit. In addition, the SPEN (RCSTA<7>) bit is set in order to configure the I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting the CSRC (TXSTA<7>) bit.

14.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 14-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer TXREG. TXREG is loaded with data in software. The TSR is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), TXREG is empty and the TXIF bit is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit. TXIF will be set regardless of the state of bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of TXREG, TRMT (TXSTA<1>) shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the TX/CK pin. Data out is stable around the falling edge of the synchronous clock (Figure 14-9). The transmission can also be started by first loading TXREG and then setting TXEN. This is advantageous when slow baud rates are selected, since BRG is kept in RESET when the TXEN, CREN, and SREN bits are clear. Setting the TXEN bit will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to the TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The RX/DT and TX/CK pins will revert to hi-impedance. If either CREN or SREN are set during a transmission, the transmission is aborted and the RX/ DT pin reverts to a hi-impedance state (for a reception). The TX/CK pin will remain an output if the CSRC bit is set (internal clock). The transmitter logic is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear the TXEN bit. If the SREN bit is set (to interrupt an ongoing transmission and receive a single word), then after the single word is received, SREN will be cleared and the serial port will revert back to transmitting, since the TXEN bit is still set. The DT line will immediately switch from hiimpedance Receive mode to transmit and start driving. To avoid this, TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty). If the TSR was empty and TXREG was written before writing the "new" TX9D, the "present" value of TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (see Baud Rate Generator Section for details).
- 2. Enable the synchronous master serial port by setting the SYNC, SPEN, and CSRC bits.
- 3. Ensure that the CREN and SREN bits are clear (these bits override transmission when set).
- If interrupts are desired, then set the TXIE bit (the GLINTD bit must be clear and the PEIE bit must be set).
- 5. If 9-bit transmission is desired, then set the TX9 bit.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN), allows transmission to start sooner than doing these two events in the reverse order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is reenabled.

15.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit[™] (I²C)

Figure 15-1 shows a block diagram for the SPI mode, while Figure 15-2 and Figure 15-3 show the block diagrams for the two different I^2C modes of operation.



FIGURE 15-2:

I²C SLAVE MODE BLOCK DIAGRAM





I²C MASTER MODE BLOCK DIAGRAM



15.2.1.1 Addressing

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register on the falling edge of the 8th SCL pulse.
- b) The buffer full bit, BF, is set on the falling edge of the 8th SCL pulse.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR2<7>), is set (interrupt is generated if enabled) - on the falling edge of the 9th SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7- 9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF and UA are set).

- 5. Update the SSPADD register with the first (high) byte of Address. This will clear bit UA and release the SCL line.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

Note: Following the Repeated Start condition (step 7) in 10-bit mode, the user only needs to match the first 7-bit address. The user does not update the SSPADD for the second half of the address.

15.2.1.2 Slave Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON1<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR2<7>) must be cleared in software. The SSPSTAT register is used to determine the status of the received byte.

Note: The SSPBUF will be loaded if the SSPOV bit is set and the BF flag is cleared. If a read of the SSPBUF was performed, but the user did not clear the state of the SSPOV bit before the next receive occurred, the ACK is not sent and the SSP-BUF is updated.

Status Bits as Data Transfer is Received		$SSPSR \to SSPBUF$	Generate ACK Pulse	Set bit SSPIF (SSP Interrupt occurs	
BF	SSPOV			if enabled)	
0	0	Yes	Yes	Yes	
1	0	No	No	Yes	
1	1	No	No	Yes	
0	1	Yes	No	Yes	

TABLE 15-2: DATA TRANSFER RECEIVED BYTE ACTIONS

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.



16.0 ANALOG-TO-DIGITAL **CONVERTER (A/D) MODULE**

The analog-to-digital (A/D) converter module has twelve analog inputs for the PIC17C75X devices and sixteen for the PIC17C76X devices.

The analog input charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation. This A/D conversion of the analog input signal, results in a corresponding 10-bit digital number.

The analog reference voltages (positive and negative supply) are software selectable to either the device's supply voltages (AVDD, AVss), or the voltage level on the RG3/AN0/VREF+ and RG2/AN1/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D clock must be derived from the A/D's internal RC oscillator.

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register0 (ADCON0)
- A/D Control Register1 (ADCON1)

The ADCON0 register, shown in Register 16-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 16-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RG3 and RG2 can also be the voltage references), or as digital I/O.

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0				
	CHS3	CHS2	CHS1	CHS0	_	GO/DONE	_	ADON				
	bit 7							bit 0				
bit 7-4	CHS3:CH3 0000 = ch 0001 = ch 0010 = ch 0100 = ch 0101 = ch 0101 = ch 0110 = ch 1000 = ch 1001 = ch 1010 = ch 1101 = ch 1101 = ch 1101 = ch	S0 : Analog Cha annel 0, (AN0) annel 1, (AN1) annel 2, (AN2) annel 3, (AN3) annel 3, (AN3) annel 4, (AN4) annel 5, (AN5) annel 6, (AN6) annel 7, (AN7) annel 8, (AN8) annel 9, (AN9) annel 10, (AN12 annel 11, (AN12 annel 13, (AN12 annel 13, (AN12 annel 14, (AN12)	0) 1) 2) (PIC17(3) (PIC17(4) (PIC17(5) (PIC17(5) (PIC17(C76X only) C76X only) C76X only) C76X only) C76X only)	only)							
bit 3	Unimplem	nented: Read as	s '0'		,,							
bit 2	GO/DONE: A/D Conversion Status bit											
	 If ADON = 1: 1 = A/D conversion in progress (setting this bit starts the A/D conversion, which is automatically cleared by hardware when the A/D conversion is complete) 0 = A/D conversion not in progress 											
bit 1	Unimplem	nented: Read as	s '0'									
bit 0	ADON: A/D On bit 1 = A/D converter module is operating 0 = A/D converter module is shut-off and consumes no operating current											
	Legend:											
	R = Reada	able bit	W = W	ritable bit	U = Unin	nplemented bit.	, read as '0	9				
	- n = Value	e at POR Reset	'1' = Bi	it is set	'0' = Bit i	s cleared	 K = Bit is un 	known				

REGISTER 16-1: ADCON0 REGISTER (ADDRESS: 14h, BANK 5)

DEC	F	Decremer	Decrement f								
Syn	tax:	[label] [[<i>label</i>] DECF f,d								
Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$	5			C					
Ope	ration:	$(f)-1 \rightarrow ($	dest)			C					
Stat	us Affected:	OV, C, DC	, Z								
Enc	oding:	0000	011d	ffff	ffff	S					
Des	cription:	Decrement result is sto result is sto	Decrement register 'f'. If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in register 'f'.								
Wor	ds:	1									
Сус	les:	1									
QC	ycle Activity:										
	Q1	Q2	Q3	5	Q4						
	Decode	Read register 'f'	Proce Data	ess V a de	Vrite to stination	V					
<u>Exa</u>	mple: Before Instru CNT Z After Instruct CNT Z	1		C							

DEC	FSZ	Decremer	nt f, skip if O)		
Syntax:		[<i>label</i>] D	[label] DECFSZ f,d			
Operands:		0 ≤ f ≤ 255 d ∈ [0,1]	$0 \le f \le 255$ $d \in [0,1]$			
Operation:		(f) – 1 \rightarrow (skip if resu	$(f) - 1 \rightarrow (dest);$ skip if result = 0			
Status Affected:		None	None			
Encoding:		0001	0001 011d ffff ffff			
Description:		The content mented. If 'd WREG. If 'd back in regi If the result which is alre and a NOP is it a two-cycl	The contents of register 'f' are decre- mented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction.			
Wor	ds:	1				
Cycl	es:	1(2)	1(2)			
Q Cycle Activity:						
	01	02	03	04		
	Gen	QZ	QU	Q4		
	Decode	Read register 'f'	Process Data	Write to destination		
lf ski	Decode	Read register 'f'	Process Data	Write to destination		
lf ski	Decode ip: Q1	Read register 'f' Q2	Q3 Process Data	Q4 Write to destination		
lf ski	Decode ip: Q1 No	Read register 'f' Q2 No	Q3 Process Data Q3 No	Q4 Write to destination Q4 No		
lf ski	Decode ip: Q1 No operation	Read register 'f' Q2 No operation	Q3 Q3 No operation	Q4 Write to destination Q4 No operation		
lf ski <u>Exar</u>	Decode ip: Q1 No operation	Read register 'f' Q2 No operation HERE	Q3 Process Data Q3 No operation DECFSZ GOTO	Q4 Write to destination Q4 No operation CNT, 1 HERE		
lf ski <u>Exar</u>	Decode ip: Q1 No operation	Read register 'f' Q2 No operation HERE NZERO ZERO	Process Data Q3 No operation DECFSZ GOTO	Q4 Write to destination Q4 No operation		
lf ski <u>Exar</u>	Decode Decode Q1 No operation mple: Before Instru PC	Read register 'f' Q2 No operation HERE NZERO ZERO ZERO Juction = Address	Process Data Q3 No operation DECFSZ GOTO	Q4 Write to destination Q4 No operation		
lf ski <u>Exar</u>	Decode ip: Q1 No operation mple: Before Instru PC After Instruc: CNT If CNT PC	Read register 'f' Q2 No operation HERE NZERO ZERO Joction = Address tion = CNT - 1 = 0; = Address	Process Data Q3 No operation DECFSZ GOTO (HERE)	Q4 Write to destination Q4 No operation		

21.0 PIC17C7XX DC AND AC CHARACTERISTICS

The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g., outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time.

- Typ or Typical represents the mean of the distribution at 25°C.
- Max or Maximum represents (mean + 3 σ) over the temperature range of -40°C to 85°C.
- Min or Minimum represents (mean 3σ) over the temperature range of -40°C to 85° C.
- **Note:** Standard deviation is denoted by sigma (σ).

TABLE 21-1: PIN CAPACITANCE PER PACKAGE TYPE

Din Nome	Typical Capacitance (pF)			
	68-pin PLCC	64-pin TQFP		
All pins, except MCLR, VDD, and Vss	10	10		
MCLR pin	20	20		

FIGURE 21-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



FIGURE 21-7: TYPICAL IDD vs. Fosc OVER VDD (LF MODE)







PIC17C7XX

NOTES:

84-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)

For the most current package drawings, please see the Microchip Packaging Specification located Note: at http://www.microchip.com/packaging



	Units		INCHES*		N	IILLIMETERS	3
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		68			68	
Pitch	р		.050			1.27	
Pins per Side	n1		17			17	
Overall Height	Α	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	Е	.985	.990	.995	25.02	25.15	25.27
Overall Length	D	.985	.990	.995	25.02	25.15	25.27
Molded Package Width	E1	.950	.954	.958	24.13	24.23	24.33
Molded Package Length	D1	.950	.954	.958	24.13	24.23	24.33
Footprint Width	E2	.890	.920	.930	22.61	23.37	23.62
Footprint Length	D2	.890	.920	.930	22.61	23.37	23.62
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-047 Drawing No. C04-093

Timer0	97
Timer1	
16-bit Mode)5
Clock Source Select10)1
On bit)3
Section)4
Timer2	
16-bit Mode)5
Clock Source Select)1
On hit 102 10)3
Section 101, 10	14
Timer3	
Clock Source Select 10	11
	וי מו
On bit	
Section	0
TOONO	5
TCON3TU	13
A/D Conversion	<i>i</i> 4
Acknowledge Sequence Timing16	55
Asynchronous Master Transmission 12	23
Asynchronous Reception12	26
Back to Back Asynchronous Master Transmission 12	24
Baud Rate Generator with Clock Arbitration 15	53
BRG Reset Due to SDA Collision17	'2
Bus Collision	
START Condition Timing17	′1
Bus Collision During a RESTART Condition	
(Case 1)	' 3
Bus Collision During a BESTART Condition	-
(Case 2) 17	73
Bus Collision During a START Condition	Ů
(SCI = 0) 17	70
(SOL = 0)	2
STOD Condition 17	7 /
STOP Condition	4
Bus Collision for Transmit and Acknowledge	0
External Parallel Resonant Crystal Oscillator Circuit	9
External Program Memory Access4	5
1°C Bus Data	9
1 ² C Bus START/STOP bits	8
I ² C Master Mode First START bit Timing	54
I ² C Master Mode Reception Timing16	54
I ² C Master Mode Transmission Timing16	51
Interrupt (INT, TMR0 Pins)4	10
Master Mode Transmit Clock Arbitration16	60
Oscillator Start-up Time2	24
PIC17C752/756 Capture Timing25	53
PIC17C752/756 CLKOUT and I/O25	60
PIC17C752/756 External Clock24	9
PIC17C752/756 Memory Interface Read26	6
PIC17C752/756 Memory Interface Write	55
PIC17C752/756 PWM Timing	53
PIC17C752/756 Reset, Watchdog Timer, Oscillator	-
Start-up Timer and Power-up Timer	51
PIC17C752/756 Timer0 Clock 25	52
PIC17C752/756 Timer1 Timer2 and Timer3 Clock 25	52
PIC17C752/756 LISABT Module Synchronous	~
Popoivo 26	
PIC17C752/756 LISART Modulo	51
PIC17C752/756 USART Module	51 :0
PIC17C752/756 USART Module Synchronous Transmission	50
PIC17C752/756 USART Module Synchronous Transmission	51 50 56
PIC17C752/756 USART Module Synchronous Transmission	50 56 10
PIC17C752/756 USART Module Synchronous Transmission	50 56 40 57
PIC17C752/756 USART Module Synchronous Transmission 26 Repeat START Condition 15 Slave Synchronization 14 STOP Condition Receive or Transmit 16 Synchronous Reception 12 Subscription 12	50 56 40 57 29
PIC17C752/756 USART Module Synchronous Transmission 26 Repeat START Condition 15 Slave Synchronization 14 STOP Condition Receive or Transmit 16 Synchronous Reception 12 Synchronous Transmission 12 Synchronous Transmission 12	50 56 10 57 29 28

	98. 99
IMR0 Read/Write in Limer Mode	100
TMR1, TMR2, and TMR3 in Timer Mode	115
Wake-Up from SLEEP	194
TLRD	229
TLWT	230
TMR0	
16-bit Read	99
16-bit Write	
Module	
Operation	
Overview	95
Prescaler Assignments	
Read/Write Considerations	
Read/Write in Timer Mode	100
	98, 99
I MRU Status/Control Register (1051A)	
I MIKI	28, 49
8-Dil Mode	104
Timer Mode	
Two 8-bit Timer/Counter Mode	104
Using with PWM	107
TMR1 Overflow Interrupt	
TMR1CS	101
TMR1IE	
TMR1IF	
TMR1ON	102
TMR2	28, 49
8-bit Mode	104
External Clock Input	104
In Timer Mode	115
Two 8-bit Timer/Counter Mode	104
Using with PWM	107
TMR2 Overflow Interrupt	37
TMR2CS	101
TMR2IE	
TMR2IE TMR2IF	
TMR2IE TMR2IF TMR2ON	
TMR2IE TMR2IF TMR2ON TMR3	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From Example, Writing To	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To External Clock Input.	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode. One Castive and One Basiad Basiator Mode.	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From Example, Writing To External Clock Input In Timer Mode One Capture and One Period Register Mode Overview	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE.	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview. Reading/Writing TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE. TMR3IF.	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE. TMR3IF. TMR3L	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE. TMR3IF. TMR3L. TMR3ON.	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview. Reading/Writing. TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE. TMR3IF. TMR3IF. TMR3IF. TMR3L. TMR3ON. TO. 52,	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview. Reading/Writing. TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE. TMR3IE. TMR3IF. TMR3IF. TMR3I. TMR3ON. TO. 52, Transmit Status and Control Register.	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview Reading/Writing. TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE. TMR3IE. TMR3IE. TMR3IF. TMR3L. TMR3ON. TO. 52, Transmit Status and Control Register. TSTFSZ.	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview Reading/Writing. TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE. TMR3IE. TMR3IE. TMR3IE. TMR3I. TMR3ON. TO	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE. TMR3IE. TMR3IF. TMR3IE. TMR3IS. TMR3ON. TO. TO. 52, Transmit Status and Control Register. TSTFSZ. TTL INPUT Turning on 16-bit Timer.	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview. Reading/Writing. TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE. TMR3IE. TMR3IE. TMR3IF. TMR3L. TMR3ON. TO. 52, Transmit Status and Control Register. TSTFSZ. TTL INPUT. Turning on 16-bit Timer. TX1IE.	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE. TMR3IE. TMR3IE. TMR3IE. TMR3IF. TMR3ON. TO. 52, Transmit Status and Control Register. TSTFSZ. TTL INPUT. Turning on 16-bit Timer. TX1IE. TX1IF.	35 37 102 114 114 114 114 115 110 95 114 37 101, 110 28, 49 102, 110 193, 194 102, 110 193, 194 117 230 278 105 35 37
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE. TMR3IE. TMR3IE. TMR3IE. TMR3IF. TMR3ON. TO. 52, Transmit Status and Control Register. TSTFSZ. TTL INPUT. Turning on 16-bit Timer. TX1IE. TX1IF. TX2IE.	
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview Reading/Writing TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE. TMR3IE. TMR3IF. TMR3IE. TMR3IF. TMR3ON. TO. 52, Transmit Status and Control Register. TSTFSZ. TTL INPUT. Turning on 16-bit Timer. TX1IE. TX1IF. TX2IE. TX2IF. TX2IF.	35 37 102 114 114 114 114 115 110 95 114 37 101, 110 28, 49 102, 110 193, 194 102, 110 193, 194 117 230 278 105 35 37 36 38
TMR2IE. TMR2IF. TMR2ON. TMR3 Example, Reading From. Example, Writing To. External Clock Input. In Timer Mode. One Capture and One Period Register Mode Overview Reading/Writing. TMR3 Interrupt Flag bit, TMR3IF. TMR3CS. TMR3H. TMR3IE. TMR3IE. TMR3IE. TMR3IE. TMR3I. TMR3ON. TO. 52, Transmit Status and Control Register. TSTFSZ. TTL INPUT. Turning on 16-bit Timer. TX1IE. TX1IF. TX2IE. TX2IF. TX2IF. TXREG. 123, 127,	35 37 102 114 114 114 114 115 110 95 114 37 101, 110 28, 49 102, 110 193, 194 102, 110 193, 194 102, 110 193, 194 102, 110 193, 194 105 35 37 36 38 131, 132