



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	32KB (16K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	902 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c766-16e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# PIC17C7XX

NOTES:

## 6.0 INTERRUPTS

PIC17C7XX devices have 18 sources of interrupt:

- External interrupt from the RA0/INT pin
- Change on RB7:RB0 pins
- TMR0 Overflow
- TMR1 Overflow
- TMR2 Overflow
- TMR3 Overflow
- USART1 Transmit buffer empty
- USART1 Receive buffer full
- USART2 Transmit buffer empty
- USART2 Receive buffer full
- SSP Interrupt
- SSP I<sup>2</sup>C bus collision interrupt
- A/D conversion complete
- Capture1
- Capture2
- Capture3
- Capture4
- T0CKI edge occurred

There are six registers used in the control and status of interrupts. These are:

- CPUSTA
- INTSTA
- PIE1
- PIR1
- PIE2
- PIR2

The CPUSTA register contains the GLINTD bit. This is the Global Interrupt Disable bit. When this bit is set, all interrupts are disabled. This bit is part of the controller core functionality and is described in the Section 6.4.

FIGURE 6-1: INTERRUPT LOGIC

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupts, the return address is pushed onto the stack and the PC is loaded with the interrupt vector address. There are four interrupt vectors. Each vector address is for a specific interrupt source (except the peripheral interrupts, which all vector to the same address). These sources are:

- · External interrupt from the RA0/INT pin
- TMR0 Overflow
- T0CKI edge occurred
- Any peripheral interrupt

When program execution vectors to one of these interrupt vector addresses (except for the peripheral interrupts), the interrupt flag bit is automatically cleared. Vectoring to the peripheral interrupt vector address does not automatically clear the source of the interrupt. In the peripheral Interrupt Service Routine, the source(s) of the interrupt can be determined by testing the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

When an interrupt condition is met, that individual interrupt flag bit will be set, regardless of the status of its corresponding mask bit or the GLINTD bit.

For external interrupt events, there will be an interrupt latency. For two-cycle instructions, the latency could be one instruction cycle longer.

The "return from interrupt" instruction, RETFIE, can be used to mark the end of the Interrupt Service Routine. When this instruction is executed, the stack is "POPed" and the GLINTD bit is cleared (to re-enable interrupts).



## 6.3 Peripheral Interrupt Request Register1 (PIR1) and Register2 (PIR2)

These registers contains the individual flag bits for the peripheral interrupts.

Note: These bits will be set by the specified condition, even if the corresponding interrupt enable bit is cleared (interrupt disabled), or the GLINTD bit is set (all interrupts disabled). Before enabling an interrupt, the user may wish to clear the interrupt flag to ensure that the program does not immediately branch to the peripheral Interrupt Service Routine.

## REGISTER 6-4: PIR1 REGISTER (ADDRESS: 16h, BANK 1)

	R/W-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R-0		
	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF		
	bit 7							bit 0		
bit 7	<b>RBIF</b> : POF 1 = One of 0 = None of	RTB Interrupt f the PORTB of the PORTE	:-on-Change inputs chan B inputs have	Flag bit ged (software e changed	e must end t	he mismatch c	condition)			
bit 6	TMR3IF: T	TMR3 Interrup	pt Flag bit							
	If Capture1 is enabled (CA1/PR3 = 1): 1 = TMR3 overflowed 0 = TMR3 did not overflow									
	<u>If Capture</u> 1 = TMR3 0 = TMR3 value	<u>1 is disabled (</u> value has rol value has no	(CA1/PR3 = lled over to 0 ot rolled over	<u>0):</u> )000h from e to 0000h fro	qualling the m equalling	period register the period reg	r (PR3H:PR ister (PR3F	t3L) value I:PR3L)		
bit 5	<b>TMR2IF</b> : TMR2 Interrupt Flag bit 1 = TMR2 value has rolled over to 0000h from equalling the period register (PR2) value 0 = TMR2 value has not rolled over to 0000h from equalling the period register (PR2) value							le value		
bit 4	TMR1IF: T	MR1 Interrup	pt Flag bit							
	If TMR1 is in 8-bit mode (T16 = 0): 1 = TMR1 value has rolled over to 0000h from equalling the period register (PR1) value 0 = TMR1 value has not rolled over to 0000h from equalling the period register (PR1) value									
	<ul> <li>If Timer1 is in 16-bit mode (T16 = 1):</li> <li>1 = TMR2:TMR1 value has rolled over to 0000h from equalling the period register (PR2:P value)</li> <li>0 = TMR2:TMR1 value has not rolled over to 0000h from equalling the period register (PR2) value</li> </ul>							₹2:PR1) PR2:PR1)		
bit 3	<b>CA2IF</b> : Capture2 Interrupt Flag bit 1 = Capture event occurred on RB1/CAP2 pin 0 = Capture event did not occur on RB1/CAP2 pin									
bit 2	<b>CA1IF</b> : Ca 1 = Captur 0 = Captur	apture1 Interro re event occu re event did r	upt Flag bit ırred on RB0 not occur on	)/CAP1 pin RB0/CAP1 p	bin					
bit 1	<b>TX1IF</b> : US 1 = USAR 0 = USAR	ART1 Transr T1 Transmit k T1 Transmit k	nit Interrupt l buffer is emp buffer is full	Flag bit (state oty	e controlled	by hardware)				
bit 0	<b>RC1IF</b> : US 1 = USAR 0 = USAR	SART1 Receiv T1 Receive b T1 Receive b	ve Interrupt I ouffer is full ouffer is emp	Flag bit (state ty	controlled	by hardware)				
	Leaend:									
	R = Reada	able bit	W = W	/ritable bit	U = Unirr	nplemented bit	, read as '0	,		

'1' = Bit is set

- n = Value at POR Reset

x = Bit is unknown

'0' = Bit is cleared

## TABLE 7-1: MODE MEMORY ACCESS

Operating Mode	Internal Program Memory	Configuration Bits, Test Memory, Boot ROM		
Microprocessor	No Access	No Access		
Microcontroller	Access	Access		
Extended Microcontroller	Access	No Access		
Protected Microcontroller	Access	Access		

The PIC17C7XX can operate in modes where the program memory is off-chip. They are the Microprocessor and Extended Microcontroller modes. The Microprocessor mode is the default for an unprogrammed device.

Regardless of the processor mode, data memory is always on-chip.

## FIGURE 7-2: MEMORY MAP IN DIFFERENT MODES



# PIC17C7XX

NOTES:

## 8.1 Table Writes to Internal Memory

A table write operation to internal memory causes a long write operation. The long write is necessary for programming the internal EPROM. Instruction execution is halted while in a long write cycle. The long write will be terminated by any enabled interrupt. To ensure that the EPROM location has been well programmed, a minimum programming time is required (see specification #D114). Having only one interrupt enabled to terminate the long write ensures that no unintentional interrupts will prematurely terminate the long write.

The sequence of events for programming an internal program memory location should be:

- 1. Disable all interrupt sources, except the source to terminate EPROM program write.
- 2. Raise MCLR/VPP pin to the programming voltage.
- 3. Clear the WDT.
- 4. Do the table write. The interrupt will terminate the long write.
- 5. Verify the memory location (table read).
  - Note 1: Programming requirements must be met. See timing specification in electrical specifications for the desired device. Violating these specifications (including temperature) may result in EPROM locations that are not fully programmed and may lose their state over time.
    - 2: If the VPP requirement is not met, the table write is a 2-cycle write and the program memory is unchanged.

## 8.1.1 TERMINATING LONG WRITES

An interrupt source or RESET are the only events that terminate a long write operation. Terminating the long write from an interrupt source requires that the interrupt enable and flag bits are set. The GLINTD bit only enables the vectoring to the interrupt address.

If the TOCKI, RA0/INT, or TMR0 interrupt source is used to terminate the long write, the interrupt flag of the highest priority enabled interrupt, will terminate the long write and automatically be cleared.

- **Note 1:** If an interrupt is pending, the TABLWT is aborted (a NOP is executed). The highest priority pending interrupt, from the TOCKI, RA0/INT, or TMR0 sources that is enabled, has its flag cleared.
  - 2: If the interrupt is not being used for the program write timing, the interrupt should be disabled. This will ensure that the interrupt is not lost, nor will it terminate the long write prematurely.

If a peripheral interrupt source is used to terminate the long write, the interrupt enable and flag bits must be set. The interrupt flag will not be automatically cleared upon the vectoring to the interrupt vector address.

The GLINTD bit determines whether the program will branch to the interrupt vector when the long write is terminated. If GLINTD is clear, the program will vector, if GLINTD is set, the program will not vector to the interrupt address.

Interrupt Source	GLINTD	Enable Bit	Flag Bit	Action
RA0/INT,	0	1	1	Terminate long table write (to internal program memory), branch to interrupt vector (branch clears flag bit)
TOCKI	0	1	0	None.
loon	1	0	x	None.
	1	1	1	Terminate long table write, do not branch to interrupt vector (flag is automatically cleared).
Peripheral	0	1	1	Terminate long table write, branch to interrupt vector.
	0	1	0	None.
	1	0	x	None.
	1	1	1	Terminate long table write, do not branch to interrupt vector (flag remains set).

#### TABLE 8-1: INTERRUPT - TABLE WRITE INTERACTION

## 10.6 PORTF and DDRF Registers

PORTF is an 8-bit wide bi-directional port. The corresponding data direction register is DDRF. A '1' in DDRF configures the corresponding port pin as an input. A '0' in the DDRF register configures the corresponding port pin as an output. Reading PORTF reads the status of the pins, whereas writing to PORTF will write to the respective port latch.

All eight bits of PORTF are multiplexed with 8 channels of the 10-bit A/D converter.

Upon RESET, the entire Port is automatically configured as analog inputs and must be configured in software to be a digital I/O. Example 10-6 shows an instruction sequence to initialize PORTF. The Bank Select Register (BSR) must be selected to Bank 5 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

#### EXAMPLE 10-6: INITIALIZING PORTF

MOVLB	5		;	Select Bank 5
MOVWF	0x0E		;	Configure PORTF as
MOVWF	ADCON1		;	Digital
CLRF	PORTF,	F	;	Initialize PORTF data
			;	latches before
			;	the data direction
			;	register
MOVLW	0x03		;	Value used to init
			;	data direction
MOVWF	DDRF		;	Set RF<1:0> as inputs
			;	RF<7:2> as outputs



## FIGURE 10-13: BLOCK DIAGRAM OF RF7:RF0

## 13.1.3.1 PWM Periods

The period of the PWM1 output is determined by Timer1 and its period register (PR1). The period of the PWM2 and PWM3 outputs can be individually software configured to use either Timer1 or Timer2 as the timebase. For PWM2, when TM2PW2 bit (PW2DCL<5>) is clear, the time base is determined by TMR1 and PR1 and when TM2PW2 is set, the time base is determined by Timer2 and PR2. For PWM3, when TM2PW3 bit (PW3DCL<5>) is clear, the time base is determined by TMR1 and PR1, and when TM2PW3 is set, the time base is determined by Timer2 and PR2.

Running two different PWM outputs on two different timers allows different PWM periods. Running all PWMs from Timer1 allows the best use of resources by freeing Timer2 to operate as an 8-bit timer. Timer1 and Timer2 cannot be used as a 16-bit timer if any PWM is being used.

The PWM periods can be calculated as follows:

period of PWM1 =  $[(PR1) + 1] \times 4TOSC$ 

period of PWM2 =  $[(PR1) + 1] \times 4TOSC$  or  $[(PR2) + 1] \times 4TOSC$ 

period of PWM3 = 
$$[(PR1) + 1] \times 4TOSC$$
 or  
 $[(PR2) + 1] \times 4TOSC$ 

The duty cycle of PWMx is determined by the 10-bit value DCx<9:0>. The upper 8-bits are from register PWxDCH and the lower 2-bits are from PWxDCL<7:6> (PWxDCH:PWxDCL<7:6>). Table 13-4 shows the maximum PWM frequency (FPWM), given the value in the period register.

The number of bits of resolution that the PWM can achieve depends on the operation frequency of the device as well as the PWM frequency (FPWM).

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log\left(2\right)} \quad \text{bits}$$

where: FPWM = 1 / period of PWM

The PWMx duty cycle is as follows:

PWMx Duty Cycle =  $(DCx) \times TOSC$ 

where DCx represents the 10-bit value from PWxDCH:PWxDCL.

If DCx = 0, then the duty cycle is zero. If PRx = PWxDCH, then the PWM output will be low for one to four Q-clocks (depending on the state of the PWxDCL<7:6> bits). For a duty cycle to be 100%, the PWxDCH value must be greater then the PRx value.

The duty cycle registers for both PWM outputs are double buffered. When the user writes to these registers, they are stored in master latches. When TMR1 (or TMR2) overflows and a new PWM period begins, the master latch values are transferred to the slave latches and the PWMx pin is forced high.

Note:	For PW1DCH, PW1DCL, PW2DCH,
	PW2DCL, PW3DCH and PW3DCL regis-
	ters, a write operation writes to the "master
	latches", while a read operation reads the
	"slave latches". As a result, the user may
	not read back what was just written to the
	duty cycle registers (until transferred to
	slave latch).

The user should also avoid any "read-modify-write" operations on the duty cycle registers, such as: ADDWF PW1DCH. This may cause duty cycle outputs that are unpredictable.

TABLE 13-4:	PWM FREQUENCY vs.
	<b>RESOLUTION AT 33 MHz</b>

PWM	Frequency (kHz)								
Frequency	32.2	64.5	90.66	128.9	515.6				
PRx Value	0xFF	0x7F	0x5A	0x3F	0x0F				
High Resolution	10-bit	9-bit	8.5-bit	8-bit	6-bit				
Standard Resolution	8-bit	7-bit	6.5-bit	6-bit	4-bit				

13.1.3.2 PWM INTERRUPTS

The PWM modules make use of the TMR1 and/or TMR2 interrupts. A timer interrupt is generated when TMR1 or TMR2 equals its period register and on the following increment is cleared to zero. This interrupt also marks the beginning of a PWM cycle. The user can write new duty cycle values before the timer rollover. The TMR1 interrupt is latched into the TMR1IF bit and the TMR2 interrupt is latched into the TMR2IF bit. These flags must be cleared in software.

## 15.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit<sup>™</sup> (I<sup>2</sup>C)

Figure 15-1 shows a block diagram for the SPI mode, while Figure 15-2 and Figure 15-3 show the block diagrams for the two different  $l^2C$  modes of operation.



## FIGURE 15-2:

#### I<sup>2</sup>C SLAVE MODE BLOCK DIAGRAM





#### I<sup>2</sup>C MASTER MODE BLOCK DIAGRAM



When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 15-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

# EXAMPLE 15-1: LOADING THE SSPBUF (SSPSR) REGISTER

	MOVLB	6		;	Bank 6
LOOP	BTFSS	SSPSTAT	, BF	;	Has data been
				;	received
				;	(transmit
				;	complete)?
	GOTO	LOOP		;	No
	MOVPF	SSPBUF,	RXDATA	;	Save in user RAM
	MOVFP	TXDATA,	SSPBUF	;	New data to xmit

The SSPSR is not directly readable, or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

## 15.1.2 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON registers and then set bit SSPEN. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the DDR register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have DDRB<7> cleared
- SCK (Master mode) must have DDRB<6> cleared
- SCK (Slave mode) must have DDRB<6> set
- SS must have PORTA<2> set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (DDR) register to the opposite value.

## 15.1.3 TYPICAL CONNECTION

Figure 15-5 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



## FIGURE 15-5: SPI MASTER/SLAVE CONNECTION

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address and if this will be a read or write data transfer.

The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON1<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

## 15.2.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data when required (slavetransmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge ( $\overline{ACK}$ ) pulse and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON1<6>) was set before the transfer was received.

If the BF bit is set, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF and SSPOV are set. Table 15-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101 of the Electrical Specifications.

A typical transmit sequence would go as follows:

- a) The user generates a START Condition by setting the START enable bit (SEN) in SSPCON2.
- b) SSPIF is set. The module will wait the required START time before any other operation takes place.
- c) The user loads the SSPBUF with address to transmit.
- d) Address is shifted out the SDA pin until all 8 bits are transmitted.
- e) The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- f) The module generates an interrupt at the end of the ninth clock cycle by setting SSPIF.
- g) The user loads the SSPBUF with eight bits of data.
- h) DATA is shifted out the SDA pin until all 8 bits are transmitted.
- i) The MSSP Module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- j) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) The user generates a STOP condition by setting the STOP enable bit PEN in SSPCON2.
- I) Interrupt is generated once the STOP condition is complete.

## 15.2.8 BAUD RATE GENERATOR

In I<sup>2</sup>C Master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 15-18). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (Tcr), on the Q2 and Q4 clock.

In I<sup>2</sup>C Master mode, the BRG is reloaded automatically. If Clock Arbitration is taking place, for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 15-19).

#### FIGURE 15-18: BAUD RATE GENERATOR BLOCK DIAGRAM



#### SDA DX DX-1 SCL allowed to transition high. SCL de-asserted but slave holds SCL low (clock arbitration). SCL BRG decrements (on Q2 and Q4 cycles). BRG 03h 02h 01h 00h (hold off) 02h 03h Value SCL is sampled high, reload takes place and BRG starts its count. BRG Reload

## FIGURE 15-19: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION





### 15.2.18 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the  $l^2C$  port to its IDLE state (Figure 15-34).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $l^2C$  bus is free, the user can resume communication by asserting a START condition.

If a START, Repeated Start, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine, and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a START condition.

The master will continue to monitor the SDA and SCL pins and if a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of START and STOP conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSP-STAT register, or the bus is idle and the S and P bits are cleared.





## 17.6 In-Circuit Serial Programming

The PIC17C7XX group of the high-end family (PIC17CXXX) has an added feature that allows serial programming while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware to be programmed.

Devices may be serialized to make the product unique; "special" variants of the product may be offered and code updates are possible. This allows for increased design flexibility.

To place the device into the Serial Programming Test mode, two pins will need to be placed at VIHH. These are the TEST pin and the MCLR/VPP pin. Also, a sequence of events must occur as follows:

- 1. The TEST pin is placed at VIHH.
- 2. The MCLR/VPP pin is placed at VIHH.

There is a setup time between step 1 and step 2 that must be met.

After this sequence, the Program Counter is pointing to program memory address 0xFF60. This location is in the Boot ROM. The code initializes the USART/SCI so that it can receive commands. For this, the device must be clocked. The device clock source in this mode is the RA1/T0CKI pin. After delaying to allow the USART/SCI to initialize, commands can be received. The flow is shown in these 3 steps:

- 1. The device clock source starts.
- 2. Wait 80 device clocks for Boot ROM code to configure the USART/SCI.
- 3. Commands may now be sent.

	During Programming					
Name	Function	Туре	Description			
RA4/RX1/DT1	DT	I/O	Serial Data			
RA5/TX1/CK1	СК	I	Serial Clock			
RA1/T0CKI	OSCI	I	Device Clock Source			
TEST	TEST	I	Test mode selection control input, force to VIHH			
MCLR/VPP	MCLR/Vpp	Р	Master Clear Reset and Device Programming Voltage			
Vdd	Vdd	Р	Positive supply for logic and I/O pins			
Vss	Vss	Р	Ground reference for logic and I/O pins			

#### TABLE 17-3: ICSP INTERFACE PINS

For complete details of serial programming, please refer to the PIC17C7XX Programming Specification. (Contact your local Microchip Technology Sales Office for availability.)

FIGURE 17-3:

#### TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



## **18.0 INSTRUCTION SET SUMMARY**

The PIC17CXXX instruction set consists of 58 instructions. Each instruction is a 16-bit word divided into an OPCODE and one or more operands. The opcode specifies the instruction type, while the operand(s) further specify the operation of the instruction. The PIC17CXXX instruction set can be grouped into three types:

- byte-oriented
- bit-oriented
- · literal and control operations

These formats are shown in Figure 18-1.

Table 18-1 shows the field descriptions for the opcodes. These descriptions are useful for understanding the opcodes in Table 18-2 and in each specific instruction descriptions.

For **byte-oriented instructions**, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' = '0', the result is placed in the WREG register. If 'd' = '1', the result is placed in the file register specified by the instruction.

For **bit-oriented instructions**, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control operations**, 'k' represents an 8or 13-bit constant or literal value.

The instruction set is highly orthogonal and is grouped into:

- byte-oriented operations
- bit-oriented operations
- · literal and control operations

All instructions are executed within one single instruction cycle, unless:

- a conditional test is true
- the program counter is changed as a result of an instruction
- a table read or a table write instruction is executed (in this case, the execution takes two instruction cycles with the second cycle executed as a NOP)

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 25 MHz, the normal instruction execution time is 160 ns. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 320 ns.

## TABLE 18-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (00h to FFh)
р	Peripheral register file address (00h to 1Fh)
i	Table pointer control i = '0' (do not change)
	i = '1' (increment after instruction execution)
t	Table byte select t = '0' (perform operation on lower
	byte) t = '1' (perform operation on upper byte literal field
	constant data)
WREG	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= '0' or '1')
	The assembler will generate code with $x = 0^{\circ}$ . It is
	the recommended form of use for compatibility with
	all Microchip solution acleat
a	0 = store result in WREG
	1 = store result in file register f
	Default is d = '1'
u	Unused, encoded as '0'
s	Destination select
	0 = store result in file register f and in the WREG
	Default is $s = '1'$
label	Label name
C,DC,	ALU status bits Carry, Digit Carry, Zero, Overflow
GLINTD	Global Interrupt Disable bit (CPLISTA<4>)
TBLPTR	Table Pointer (16-bit)
TBLAT	Table Latch (16-bit) consists of high byte (TBLATH)
	and low byte (TBLATL)
TBLATL	Table Latch low byte
TBLATH	Table Latch high byte
TOS	Top-of-Stack
PC	Program Counter
BSR	Bank Select Register
WDT	Watchdog Timer Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the WREG register or the speci-
	nea register file location
	Options Contents
()	
$\rightarrow$	Assigned to
<>	Register bit field
∈	In the set of
italics	User defined term (font is courier)

CPF	SLT	Compare skip if f <	Compare f with WREG, skip if f < WREG							
Synt	tax:	[label] (	[label] CPFSLT f							
Ope	rands:	$0 \le f \le 255$	$0 \le f \le 255$							
Ope	ration:	(f) – (WRE skip if (f) < (unsigned	(f) – (WREG), skip if (f) < (WREG) (unsigned comparison)							
State	us Affected:	None	None							
Enco	oding:	0011	0000	ffff	ffff					
Description:		Compares i location 'f' t performing If the conte contents of instruction i executed in two-cycle in	Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If the contents of 'f' are less than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.							
Wor	ds:	1	1							
Cycles:		1 (2)	1 (2)							
QC	ycle Activity:									
	Q1	Q2	Q3	3	Q4					
	Decode	Read register 'f'	Proce Data	ess a op	No peration					
lf sk	ip:									
	Q1	Q2	Q3	3	Q4					
	No operation	No operation	No operat	tion of	No peration					
Example:		HERE ( NLESS LESS	HERE CPFSLT REG NLESS : LESS :							
	Before Instru PC W	iction = Ad = ?	tion = Address (HERE) = ?							
	After Instruct If REG PC If REG PC	tion < ₩i = Ad ≥ ₩i = Ad	REG; Idress (I REG; Idress (N	ESS)						

DAW Decimal Adjust WREG Register									
Syntax: [ <i>label</i> ] DAW f,s									
$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Ope	ration:	If [ [WREG- [WREG<3:0 then WREG<7:4	If [ [WREG<7:4> > 9].OR.[C = 1] ].AND. [WREG<3:0> > 9] then WREG<7:4> + 7 $\rightarrow$ f<7:4>, s<7:4>;						
		If [WREG< then WREG<7:4 else WREG<7:4	If [WREG<7:4> > 9].OR.[C = 1] then WREG<7:4> + $6 \rightarrow f < 7:4$ >, s<7:4>; else						
WREG<7:4>→ I<7:4>, S<7:4>; If [WREG<3:0> > 9].OR.[DC = 1] then WREG<3:0> + 6→ f<3:0>, s<3:0>; else WREG<3:0>→ f<3:0>, s<2:0>									
Statu	us Affected:	С							
Enco	oding:	0010	0010 111s ffff		f fff	f			
Des	cription:	DAW adjus WREG, res tion of two v BCD forma packed BC s = 0: Re W s = 1: Re	DAW adjusts the eight-bit value in WREG, resulting from the earlier addi- tion of two variables (each in packed BCD format) and produces a correct packed BCD result. s = 0: Result is placed in Data memory location 'f' and WREG. s = 1: Result is placed in Data						
		me	memory location 'f'.						
VVor	as:	1	1						
	es:	1							
		02	03		04				
	Decode	Read register 'f'	Proces	SS	Write register ' and othe specified register	'f' er d			

Example: DAW REG1, 0

Before Instru	uctio	n			
WREG	=	0xA5			
REG1	=	??			
С	=	0			
DC	=	0			
Before Instruction WREG = $0xA5$ REG1 = ?? C = $0$ DC = $0$ After Instruction WREG = $0x05$ REG1 = $0x05$ C = $1$ DC = $0$					
WREG	=	0x05			
REG1	=	0x05			
С	=	1			
DC	=	0			

SLEEP	Enter SL	Enter SLEEP mode						
Syntax:	[label] S	[label] SLEEP						
Operands:	None	None						
Operation:	$\begin{array}{l} 00h \rightarrow W\\ 0 \rightarrow WDT\\ 1 \rightarrow \overline{TO};\\ 0 \rightarrow PD \end{array}$	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow WDT \text{ postscaler}; \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$						
Status Affected:	TO, PD							
Encoding:	0000	0000	0000	0011				
Description:	The power cleared. Th set. Watch scaler are The proces mode with	The power-down status bit (PD) is cleared. The time-out status bit (TO) is set. Watchdog Timer and its post- scaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.						
Words:	1	1						
Cycles:	1	1						
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	No operation	Process Data		Go to sleep				
Example:SLEEPBefore Instruction $\overline{TO} = ?$ $PD = ?$ After Instruction $\overline{TO} = 1 \ddagger$ $PD = 0$ $\ddagger$ If WDT causes wake-up, this bit is cleared								

SUBLW			Subtract WREG from Literal						
Syntax:		[	[label] SUBLW k						
Operands:		C	$0 \leq k \leq 255$						
Operation:		k	к — (V	VRE	$G) \rightarrow (N)$	VRE	G)		
Statu	us Affected:	C	OV, C	;, D0	C, Z				
Enco	oding:		101	1	0010	kk}	ck	kkkk	
Des	cription:	V li V	WREG is subtracted from the eight-bit literal 'k'. The result is placed in WREG.						
Wor	ds:	1	l						
Cycl	es:	1	l						
QC	vcle Activity:								
	Q1		Q2		Q3			Q4	
	Decode	lit	Read teral 'l	<'	Proce Data	SS a	V V	Vrite to VREG	
<u>Exar</u>	<u>mple 1</u> :	2	GUBLW	1 0	x02				
	Before Instru	ictio	n						
	WREG C	=	1 ?						
	After Instruct	ion							
	C	=	1	: re	sult is po	ositive	;		
	Z	=	0	,					
<u>Exar</u>	<u>mple 2</u> :								
	Before Instru	ictio	n 2						
	C	=	2 ?						
	After Instruct	ion							
	WREG	=	0						
	C Z	=	1	; re	sult is ze	ero			
<u>Exar</u>	<u>mple 3</u> :	-	I						
	Before Instru	ictio	n						
	WREG	=	3						
	C	=	?						
	Atter Instruct	ion	FF	· (2	s comple	mon	t)		
	C	=	0	; (2 ; re	sult is ne	gativ	e		
	Z	=	0						

XOR	RLW	Exclusiv WREG	Exclusive OR Literal with WREG							
Syntax:		[ label ]	[label] XORLW k							
Ope	rands:	$0 \le k \le 2$	$0 \le k \le 255$							
Ope	ration:	(WREG)	(WREG) .XOR. $k \rightarrow$ (WREG)							
Statu	us Affected:	Z								
Enco	oding:	1011	0100	kkkk	kkkk					
Description:		The conte with the 8 placed in	The contents of WREG are XOR'ed with the 8-bit literal 'k'. The result is placed in WREG.							
Wor	ds:	1								
Cycl	es:	1								
QC	vcle Activity:									
	Q1	Q2	Q3		Q4					
	Decode	Read literal 'k'	Proce Data	ess a	Write to WREG					
<u>Exar</u>	<u>mple</u> :	XORLW	0xAF							
	Before Instru WREG	iction = 0xB5								
	After Instruct WREG	tion = 0x1A								

XORWF	Exclusive	Exclusive OR WREG with f							
Syntax:	[label]	KORWF	f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \end{array}$							
Operation:	(WREG) .	(WREG) .XOR. (f) $\rightarrow$ (dest)							
Status Affected:	Z								
Encoding:	0000	110d	fff	f	ffff				
Description:	Exclusive C with registe stored in W stored back	Exclusive OR the contents of WREG with register 'f'. If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in the register 'f'.							
Words:	1								
Cycles:	1	1							
Q Cycle Activity:									
Q1	Q2	Q3		Q4					
Decode	Read register 'f'	Process Data		Write to destination					
Example: XORWF REG, 1									
Before Instru REG WREG	iction = 0xAF = 0xB5	1010 1 1011 (	111 0101						

WIKEO	-	UNDO	1011 0101
After Instruc	tion		
REG	=	0x1A	0001 1010
WREG	=	0xB5	



#### TABLE 20-20: MEMORY INTERFACE WRITE REQUIREMENTS

Param. No.	Sym	Characteristic		Min	Тур†	Max	Unit s	Conditions
150	TadV2alL	AD<15:0> (address) valid to	PIC17 <b>C</b> XXX	0.25Tcy - 10	—	_	ns	
		ALE↓ (address setup time)	PIC17LCXXX	0.25Tcy - 10	—			
151	TalL2adl	ALE $\downarrow$ to address out invalid	PIC17 <b>C</b> XXX	0			ns	
		(address hold time)	PIC17LCXXX	0				
152	TadV2wrL	Data out valid to $\overline{WR}\downarrow$	PIC17 <b>C</b> XXX	0.25Tcy - 40	_	_	ns	
		(data setup time)	PIC17 <b>LC</b> XXX	0.25Tcy - 40	_	_		
153	TwrH2adl	WR↑ to data out invalid	PIC17 <b>C</b> XXX	—	0.25Tcy	_	ns	
		(data hold time)	PIC17 <b>LC</b> XXX	_	0.25Tcy			
154	TwrL	WR pulse width	PIC17 <b>C</b> XXX		0.25Tcy	_	ns	
			PIC17LCXXX	_	0.25Tcy	_		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.