



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	32KB (16K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	902 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c766-33-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams cont.'d



FIGURE 4-2:

CRYSTAL OR CERAMIC RESONATOR OPERATION (XT OR LF OSC CONFIGURATION)



TABLE 4-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2 ⁽¹⁾
LF	455 kHz 2.0 MHz	15 - 68 pF 10 - 33 pF
ХТ	4.0 MHz 8.0 MHz 16.0 MHz	22 - 68 pF 33 - 100 pF 33 - 100 pF

Higher capacitance increases the stability of the oscillator, but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

Note 1: These values include all board capacitances on this pin. Actual capacitor value depends on board capacitance.

Resonators Used:								
455 kHz	Panasonic EFO-A455K04B	± 0.3%						
2.0 MHz	Murata Erie CSA2.00MG	$\pm 0.5\%$						
4.0 MHz	Murata Erie CSA4.00MG	$\pm 0.5\%$						
8.0 MHz	Murata Erie CSA8.00MT	$\pm 0.5\%$						
16.0 MHz Murata Erie CSA16.00MX ± 0.5%								
Resonators used did not have built-in capacitors.								

FIGURE 4-3:

CRYSTAL OPERATION, OVERTONE CRYSTALS (XT OSC

CONFIGURATION)



TABLE 4-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Freq	C1 ⁽²⁾	C2 ⁽²⁾
LF	32 kHz	100-150 pF	100-150 pF
	1 MHz	10-68 pF	10-68 pF
	2 MHz	10-68 pF	10-68 pF
XT	2 MHz	47-100 pF	47-100 pF
	4 MHz	15-68 pF	15-68 pF
	8 MHz	15-47 pF	15-47 pF
	16 MHz	15-47 pF	15-47 pF
	24 MHz ⁽¹⁾	15-47 pF	15-47 pF
	32 MHz ⁽¹⁾	10-47 pF	10-47 pF

Higher capacitance increases the stability of the oscillator, but also increases the start-up time and the oscillator current. These values are for design guidance only. Rs may be required in XT mode to avoid overdriving the crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values for external components.

- **Note 1:** Overtone crystals are used at 24 MHz and higher. The circuit in Figure 4-3 should be used to select the desired harmonic frequency.
 - 2: These values include all board capacitances on this pin. Actual capacitor value depends on board capacitance.

Crystals Used:								
32.768 kHz	Epson C-001R32.768K-A	\pm 20 PPM						
1.0 MHz	ECS-10-13-1	\pm 50 PPM						
2.0 MHz	ECS-20-20-1	\pm 50 PPM						
4.0 MHz	ECS-40-20-1	\pm 50 PPM						
8.0 MHz	ECS ECS-80-S-4 ECS-80-18-1	\pm 50 PPM						
16.0 MHz	ECS-160-20-1	\pm 50 PPM						
25 MHz	CTS CTS25M	\pm 50 PPM						
32 MHz	CRYSTEK HF-2	\pm 50 PPM						

4.1.6 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 4-7 shows how the R/C combination is connected to the PIC17CXXX. For REXT values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high REXT values (e.g. 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep REXT between 3 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (CExT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With little or no external capacitance, oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 21.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 21.0 for variation of oscillator frequency due to VDD for given REXT/CEXT values, as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin and can be used for test purposes or to synchronize other logic (see Figure 4-8 for waveform).

FIGURE 4-7: RC OSCILLATOR MODE



4.1.6.1 RC Start-up

As the device voltage increases, the RC will immediately start its oscillations once the pin voltage levels meet the input threshold specifications (parameter #D032 and parameter #D042 in the electrical specification section). The time required for the RC to start oscillating depends on many factors. These include:

- Resistor value used
- · Capacitor value used
- Device VDD rise time
- System temperature

5.1 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)

5.1.1 POWER-ON RESET (POR)

The Power-on Reset circuit holds the device in RESET until VDD is above the trip point (in the range of 1.4V -2.3V). The devices produce an internal RESET for both rising and <u>falling</u> VDD. To take advantage of the POR, just tie the MCLR/VPP pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD is required. See Electrical Specifications for details.

Figure 5-2 and Figure 5-3 show two possible POR circuits.

FIGURE 5-2: USING ON-CHIP POR



FIGURE 5-3: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



5.1.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 96 ms time-out (nominal) on power-up. This occurs from the rising edge of the internal POR signal if VDD and MCLR are tied, or after the first rising edge of MCLR (detected high). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. In most cases, the PWRT delay allows VDD to rise to an acceptable level.

The power-up time delay will vary from chip to chip and with VDD and temperature. See DC parameters for details.

5.1.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (1024Tosc) delay whenever the PWRT is invoked, or a wake-up from SLEEP event occurs in XT or LF mode. The PWRT and OST operate in parallel.

The OST counts the oscillator pulses on the OSC1/ CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilize before the device exits RESET. The length of the time-out is a function of the crystal/ resonator frequency.

Figure 5-4 shows the operation of the OST circuit. In this figure, the oscillator is of such a low frequency that although enabled simultaneously, the OST does not time-out until after the Power-up Timer time-out.

FIGURE 5-4: OSCILLATOR START-UP TIME(LOWFREQUENCY)



This figure shows in greater detail the timings involved with the oscillator start-up timer. In this example, the low frequency crystal start-up time is larger than power-up time (TPWRT).

Tosc1 = time for the crystal oscillator to react to an oscillation level detectable by the Oscillator Start-up Timer (OST).

TOST = 1024TOSC.

Register	Address	Power-on Reset Brown-out Reset	MCLR Reset WDT Reset	Wake-up from SLEEP through Interrupt
Bank 1	<u> </u>	I	1	
DDRC ⁽⁵⁾	10h	1111 1111	1111 1111	uuuu uuuu
PORTC ^(4,5)	11h	xxxx xxxx	uuuu uuuu	uuuu uuuu
DDRD ⁽⁵⁾	12h	1111 1111	1111 1111	uuuu uuuu
PORTD ^(4,5)	13h	xxxx xxxx	սսսս սսսս	uuuu uuuu
DDRE ⁽⁵⁾	14h	1111	1111	uuuu
PORTE ^(4,5)	15h	xxxx	uuuu	uuuu
PIR1	16h	x000 0010	u000 0010	uuuu uuuu (1)
PIE1	17h	0000 0000	0000 0000	uuuu uuuu
Bank 2				
TMR1	10h	XXXX XXXX	սսսս սսսս	սսսս սսսս
TMR2	11h	XXXX XXXX	սսսս սսսս	սսսս սսսս
TMR3L	12h	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR3H	13h	xxxx xxxx	uuuu uuuu	սսսս սսսս
PR1	14h	XXXX XXXX	սսսս սսսս	սսսս սսսս
PR2	15h	XXXX XXXX	uuuu uuuu	uuuu uuuu
PR3/CA1L	16h	XXXX XXXX	uuuu uuuu	uuuu uuuu
PR3/CA1H	17h	xxxx xxxx	սսսս սսսս	սսսս սսսս
Bank 3				
PW1DCL	10h	xx	uu	uu
PW2DCL	11h	xx0	uu0	uuu
PW1DCH	12h	XXXX XXXX	uuuu uuuu	uuuu uuuu
PW2DCH	13h	XXXX XXXX	uuuu uuuu	uuuu uuuu
CA2L	14h	XXXX XXXX	սսսս սսսս	uuuu uuuu
CA2H	15h	XXXX XXXX	սսսս սսսս	uuuu uuuu
TCON1	16h	0000 0000	0000 0000	uuuu uuuu
TCON2	17h	0000 0000	0000 0000	นนนน นนนน

TABLE 5-4: INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented, read as '0', q = value depends on condition

Note 1: One or more bits in INTSTA, PIR1, PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 5-3 for RESET value of specific condition.

4: This is the value that will be in the port output latch.

5: When the device is configured for Microprocessor or Extended Microcontroller mode, the operation of this port does not rely on these registers.

6: On any device RESET, these pins are configured as inputs.

7.2.2.2 CPU Status Register (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register has a bit that is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the Interrupt Status (INTSTA) register and the Peripheral Interrupt Enable (PIE) registers. The CPUSTA register also indicates if the stack is available and contains the Power-down (PD) and Time-out (TO) bits. The TO, PD, and STKAV bits are not writable. These bits are set and cleared according to device

logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

The $\overrightarrow{\text{POR}}$ bit allows the differentiation between a Power-on Reset, external $\overrightarrow{\text{MCLR}}$ Reset, or a WDT Reset. The BOR bit indicates if a Brown-out Reset occurred.

Note 1: The BOR status bit is a don't care and is not necessarily predictable if the Brown-out circuit is disabled (when the BODEN bit in the Configuration word is programmed).

REGISTER 7-2: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)

U-0	U-0	R-1	R/W-1	R-1	R-1	R/W-0	R/W-1
_	—	— STKAV GI		TO	TO PD		BOR
bit 7							bit 0

bit 7-6	Unimplemented: Read as '0'
bit 5	STKAV: Stack Available bit
	This bit indicates that the 4-bit stack pointer value is Fh, or has rolled over from Fh \rightarrow 0h
	(stack overflow).
	 0 = Stack is full, or a stack overflow may have occurred (once this bit has been cleared by a stack overflow, only a device RESET will set this bit)
bit 4	GLINTD: Global Interrupt Disable bit
	This bit disables all interrupts. When enabling interrupts, only the sources with their enable bits set can cause an interrupt.
	1 = Disable all interrupts
1.11.0	
bit 3	TO: WD1 Time-out Status bit
	0 = A Watchdog Timer time-out occurred
bit 2	PD: Power-down Status bit
	1 = After power-up or by the CLRWDT instruction
	0 = By execution of the SLEEP instruction
bit 1	POR: Power-on Reset Status bit
	1 = No Power-on Reset occurred
	0 = A Power-on Reset occurred (must be set by software)
bit 0	BOR: Brown-out Reset Status bit
	When BODEN Configuration bit is set (enabled):
	1 = No Brown-out Reset occurred
	0 = A Brown-out Reset occurred (must be set by software)
	When BODEN Configuration bit is clear (disabled):
	Don't care
	Legend:

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'	
- n = Value at POR Reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N
	bit 7							bit 0
bit 7	CA2OVF : 1 This bit in (CA2H:CA unread caj the capture 1 = Overfle 0 = No ove	Capture2 Ov idicates that .2L) before the pture value (e register with ow occurred erflow occurred	verflow Status the capture he next capt last capture I th the TMR3 on Capture2 red on Captu	s bit value had ure event oc before overfl value until th register re2 register	not been re ccurred. The low). Subseq ne capture re	ad from the capture regi uent capture gister has be	e capture re ister retains events will r een read (bot	gister pair the oldest not update th bytes).
bit 6	CA1OVF: This bit ind CA1H:PR3 est unreac update the bytes). 1 = Overfile 0 = No ove	Capture1 Ov licates that th 3L/CA1L), be d capture va capture reg ow occurred erflow occurr	verflow Status ne capture va ifore the next lue (last cap jister with the on Capture1 red on Captu	s bit alue had not capture eve oture before TMR3 valu register re1 register	been read fro nt occurred. overflow). S e until the ca	om the captur The capture i Subsequent c apture registe	re register pa register retai apture even ar has been i	air (PR3H/ ns the old- its will not read (both
bit 5	PWM2ON : 1 = PWM2 (The R 0 = PWM2 (The R	: PWM2 On I is enabled :B3/PWM2 p is disabled :B3/PWM2 p	bit in ignores the in uses the s	e state of the) DDRB<3> I ∙DRB<3> bit	bit.) for data direc	ction.)	
bit 4	PWM1ON : 1 = PWM1 (The R 0 = PWM1 (The R	: PWM1 On I is enabled B2/PWM1 p is disabled B2/PWM1 p	oit in ignores the in uses the s	e state of the	∋ DDRB<2> I ∙DRB<2> bit	bit.) for data direc	ction.)	
bit 3	CA1/PR3: 1 =Enable (PR3H 0 =Enable (PR3H	CA1/PR3 Re s Capture1 /CA1H:PR3L s the Period /CA1H:PR3L	egister Mode _/CA1L is the ⊧register ∟/CA1L is the	 Select bit Capture1 re Period regi 	əgister. Time ster for Time	r3 runs witho r3.)	ut a period r	egister.)
bit 2	TMR3ON : 1 = Starts 0 = Stops	Timer3 On b Timer3 Timer3	oit					
bit 1	TMR2ON : This bit con (T16 is set 1 = Starts 0 = Stops	Timer2 On to ntrols the inc i), TMR2ON Timer2 (mus Timer2	bit rementing of must be set. t be enabled	the TMR2 re This allows if the T16 b	egister. Whei the MSB of t it (TCON1<3	n TMR2:TMR he timer to in >) is set)	<pre>{1 form the 1 icrement.</pre>	6-bit timer
bit 0	TMR1ON: When T16 1 = Starts 0 = Stops When T16 1 = Starts 0 = Stops	Timer1 On b is set (in 16- 16-bit TMR2 16-bit TMR2 is clear (in 8 8-bit Timer1 8-bit Timer1	oit <u>-bit Timer mo</u> :TMR1 :TMR1 <u>3-bit Timer m</u>	<u>ode):</u> ode:				
	Legend:							

REGISTER 13-2: TCON2 REGISTER (ADDRESS: 17h, BANK 3)

13.2.2 FOUR CAPTURE MODE

This mode is selected by setting bit CA1/PR3. A block diagram is shown in Figure 13-6. In this mode, TMR3 runs without a period register and increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt Flag (TMR3IF) is set on this rollover. The TMR3IF bit must be cleared in software.

Registers PR3H/CA1H and PR3L/CA1L make a 16-bit capture register (Capture1). It captures events on pin RB0/CAP1. Capture mode is configured by the CA1ED1 and CA1ED0 bits. Capture1 Interrupt Flag bit (CA1IF) is set upon detection of the capture event. The corresponding interrupt mask bit is CA1IE. The Capture1 Overflow Status bit is CA1OVF.

All the captures operate in the same manner. Refer to Section 13.2.1 for the operation of capture.



FIGURE 13-6: TIMER3 WITH FOUR CAPTURES BLOCK DIAGRAM

14.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. Table 14-2 shows the formula for computation of the baud rate for different USART modes. These only apply when the USART is in Synchronous Master mode (internal clock) and Asynchronous mode.

Given the desired baud rate and Fosc, the nearest integer value between 0 and 255 can be calculated using the formula below. The error in baud rate can then be determined.

TABLE 14-2: BAUD RATE FORMULA

SYNC	Mode	Baud Rate
0	Asynchronous	Fosc/(64(X+1))
1	Synchronous	Fosc/(4(X+1))

X = value in SPBRG (0 to 255)

Example 14-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 SYNC = 0

EXAMPLE 14-1: CALCULATING BAUD RATE ERROR



Writing a new value to the SPBRG, causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

Effects of Reset

After any device RESET, the SPBRG register is cleared. The SPBRG register will need to be loaded with the desired value after each RESET.

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
-	13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
SART	15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	-	-	TRMT	TX9D	00001x	00001u
SU	17h, Bank 0	SPBRG1	Baud Rat	Baud Rate Generator Register								0000 0000
2	13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	-	FERR	OERR	RX9D	0000 -00x	0000 -00u
USART	15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	-	-	TRMT	TX9D	00001x	0000lu
	17h, Bank 4	SPBRG2	Baud Rat	Baud Rate Generator Register							0000 0000	0000 0000

TABLE 14-3: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Baud Rate Generator.

15.1.4 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 15-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming bit CKP (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in

Figure 15-6, Figure 15-8 and Figure 15-9, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum bit clock frequency (at 33 MHz) of 8.25 MHz.

Figure 15-6 shows the waveforms for Master mode. When CKE = 1, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.



FIGURE 15-6: SPI MODE WAVEFORM (MASTER MODE)

15.1.5 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the interrupt flag bit SSPIF (PIR2<7>) is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in SLEEP mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from SLEEP.

15.1.6 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the \overline{SS} pin to function as an input. The RA2 Data Latch must be high. When the \overline{SS} pin is low, transmission and reception are enabled and

the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.

- Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - 2: If the SPI is used in Slave mode with CKE = '1', then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to 0. This can be done by either forcing the \overline{SS} pin to a high level, or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function), since it cannot create a bus conflict.

FIGURE 15-7: SLAVE SYNCHRONIZATION WAVEFORM





FIGURE 15-9: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



15.2.11 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or either half of a 10-bit address, is accomplished by simply writing a value to SSPBUF register. This action will set the buffer full flag (BF) and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time spec). SCL is held low for one baud rate generator roll over count (TBRG). Data should be valid before SCL is released high (see Data setup time spec). When the SCL pin is released high, it is held that way for TBRG, the data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA, allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs or if data was received properly. The status of ACK is read into the ACKDT on the falling edge of the ninth clock. If the master receives an acknowledge, the acknowledge status bit (AKSTAT) is cleared. If not, the bit is set. After the ninth clock, the SSPIF is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 15-26).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin, allowing the slave to respond with an acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

15.2.11.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

15.2.11.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

15.2.11.3 AKSTAT Status Flag

In Transmit mode, the AKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an acknowledge (ACK = 0) and is set when the slave does not acknowledge (ACK = 1). A slave sends an acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

EXAMPLE 15-2: INTERFACING TO A 24LC01B SERIAL EEPROM (USING MPLAB C17)

```
void ACKPoll(void)
{
                                             // Send start bit
         StartI2C();
        IdleI2C();
                                            // Wait for idle condition
        WriteI2C(CONTROL);
                                            // Send control byte
        IdleI2C();
                                            // Wait for idle condition
         // Poll the ACK bit coming from the 24LC01B
         // Loop as long as the 24LC01B NACKs \,
        while (SSPCON2bits.ACKSTAT)
         {
                                         // Send a restart bit
                 RestartI2C();
                 IdleI2C(); // Wait for idle condition
WriteI2C(CONTROL); // Send control byte
IdleI2C(); // Wait for idle condition
         }
         IdleI2C();
                                            // Wait for idle condition
                                            // Send stop bit
         StopI2C();
         IdleI2C();
                                            // Wait for idle condition
         return;
}
```

16.0 ANALOG-TO-DIGITAL **CONVERTER (A/D) MODULE**

The analog-to-digital (A/D) converter module has twelve analog inputs for the PIC17C75X devices and sixteen for the PIC17C76X devices.

The analog input charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation. This A/D conversion of the analog input signal, results in a corresponding 10-bit digital number.

The analog reference voltages (positive and negative supply) are software selectable to either the device's supply voltages (AVDD, AVss), or the voltage level on the RG3/AN0/VREF+ and RG2/AN1/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D clock must be derived from the A/D's internal RC oscillator.

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register0 (ADCON0)
- A/D Control Register1 (ADCON1)

The ADCON0 register, shown in Register 16-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 16-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RG3 and RG2 can also be the voltage references), or as digital I/O.

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0			
	CHS3	CHS2	CHS1	CHS0	_	GO/DONE	_	ADON			
	bit 7							bit 0			
bit 7-4	CHS3:CHS0: Analog Channel Select bits 0000 = channel 0, (AN0) 0001 = channel 1, (AN1) 0010 = channel 2, (AN2) 0011 = channel 3, (AN3) 0100 = channel 4, (AN4) 0101 = channel 5, (AN5) 0110 = channel 6, (AN6) 0111 = channel 7, (AN7) 1000 = channel 8, (AN8) 1001 = channel 9, (AN9) 1010 = channel 10, (AN10) 1011 = channel 11, (AN11) 1100 = channel 12, (AN12) (PIC17C76X only) 1101 = channel 13, (AN13) (PIC17C76X only) 1110 = channel 14, (AN14) (PIC17C76X only) 1111 = channel 15, (AN15) (PIC17C76X only) 1112 = channel 15, (AN15) (PIC17C76X only)										
bit 3	Unimplem	nented: Read as	s '0'		,,						
bit 2	GO/DONE	A/D Conversion	on Status I	bit							
	<u>If ADON =</u> 1 = A/D co cleared 0 = A/D co	<u>1:</u> nversion in prog d by hardware v nversion not in	gress (sett vhen the A progress	ting this bit s A/D conversio	tarts the A/E on is comple) conversion, w ete)	hich is auto	omatically			
bit 1	Unimplem	nented: Read as	s '0'								
bit 0	ADON : A/I 1 = A/D cc 0 = A/D cc	ADON: A/D On bit 1 = A/D converter module is operating 0 = A/D converter module is shut-off and consumes no operating current									
	Legend:										
	R = Reada	able bit	W = W	ritable bit	U = Unin	nplemented bit.	, read as '0	9			
	- n = Value	e at POR Reset	'1' = Bi	it is set	'0' = Bit i	s cleared	 K = Bit is un 	known			

REGISTER 16-1: ADCON0 REGISTER (ADDRESS: 14h, BANK 5)

REGISTER 16-2: ADCON1 REGISTER (ADDRESS 15h, BANK 5)

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS1	ADCS0	ADFM	—	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits

- 00 = Fosc/8
- 01 = Fosc/32
- 10 = Fosc/64
- 11 = FRC (clock derived from an internal RC oscillator)
- bit 5 **ADFM**: A/D Result Format Select 1 = Right justified. 6 Most Significant bits of ADRESH are read as '0'. 0 = Left justified. 6 Least Significant bits of ADRESL are read as '0'.
- bit 4 Unimplemented: Read as '0'
- bit 3-1 PCFG3:PCFG1: A/D Port Configuration Control bits
- bit 0 PCFG0: A/D Voltage Reference Select bit
 - 1 = A/D reference is the VREF+ and VREF- pins
 - 0 = A/D reference is AVDD and AVSS

Note: When this bit is set, ensure that the A/D voltage reference specifications are met.

PCFG3:PCFG0	AN15	AN14	AN13	AN12	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
000x	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А	А	Α	Α	А	Α
001x	D	Α	А	А	А	А	А	А	D	А	А	А	А	А	А	А
010x	D	D	Α	Α	Α	Α	А	А	D	D	А	А	А	А	А	Α
011x	D	D	D	А	Α	А	А	А	D	D	D	А	А	А	А	А
100x	D	D	D	D	Α	А	А	А	D	D	D	D	А	А	А	А
101x	D	D	D	D	D	А	А	А	D	D	D	D	D	А	А	А
110x	D	D	D	D	D	D	А	А	D	D	D	D	D	D	А	A
111x	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input D = Digital I/O

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR Reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

AND	DWF	AND WR	EG with	f	
Synt	tax:	[label] A	NDWF	f,d	
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in [0,1] \end{array}$	5		
Ope	ration:	(WREG)	AND. (f)	\rightarrow (dest	:)
State	us Affected:	Z			
Enco	oding:	0000	101d	ffff	ffff
register 'f'. If 'd' is 0 the result in WREG. If 'd' is 1 the result back in register 'f'.					ID'ed with is stored s stored
Wor	ds:	1			
Cycl	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read register 'f'	Proce Data	ess \ a de	Write to estination
	<u> </u>		•		
<u>Exa</u>	mple:	ANDWF	REG, 1		
	Before Instru	iction			

BCF	Bit Clear	f			
Syntax:	[<i>label</i>] E	BCF f,	b		
Operands:	$\begin{array}{l} 0 \leq f \leq 25 \\ 0 \leq b \leq 7 \end{array}$	5			
Operation:	$0 \rightarrow (f < b >$	>)			
Status Affected:	None				
Encoding:	1000	1bbb	ffff	-	ffff
Description:	Bit 'b' in reg	gister 'f' is	s cleare	d.	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	3		Q4
Decode	Read register 'f'	Proce Dat	ess a	۷ reg	Vrite jister 'f'
Example:	BCF	FLAG_F	EG,	7	

Before Instruction FLAG_REG = 0xC7

After Instruction FLAG_REG = 0x47

 $\begin{array}{rrrr} Before Instruction \\ WREG &= & 0x17 \\ REG &= & 0xC2 \\ \end{tabular} \\ After Instruction \\ WREG &= & 0x17 \end{array}$

REG = 0x02

RET	URN	Return fr	n from Subroutine				
Synt	ax:	[label]	RETUR	N			
Ope	rands:	None					
Ope	ration:	$TOS \to P$	C;				
Statu	us Affected:	None					
Enco	oding:	0000	0000	0000	0010		
Des	cription:	Return fror popped an is loaded in	n subrout d the top nto the pr	ine. The s of the sta ogram co	stack is ck (TOS) unter.		
Wor	ds:	1					
Cycl	es:	2					
QC	vcle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	No operation	Proce Dat	ess F a fro	POP PC		
	No operation	No operation	No opera	tion o	No peration		
			•				

Example: RETURN

After Interrupt PC = TOS

RLCF	Rotate L	eft f thro	ugh Car	ry
Syntax:	[label]	RLCF 1	f,d	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]	5		
Operation:	$f < n > \rightarrow d$ $f < 7 > \rightarrow C$ $C \rightarrow d < 0$	<n+1>; ;; ></n+1>		
Status Affected:	С			
Encoding:	0001	101d	ffff	ffff
Words:	WREG. If back in rec	d' is 1, the gister 'f'.	ster f	stored
Q Cycle Activity:	I			
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data	s W des	rite to tination
Example: Before Instru	RLCF	REG,0	1	
REG	= 1110 0	110		

After Instruction

ter Instruc	tion		
REG	=	1110	0110
WREG	=	1100	1100
С	=	1	

RRNC	F	R	Rotate Right f (no carry)					
Syntax	x:	[/	label]	R	RNC	F f,d		
Opera	inds:	0 d	≤ f ≤ 25 ∈ [0,1]	55				
Opera	ition:	f< f<	$n > \rightarrow 0$ $0 > \rightarrow 0$	d <r d<7</r 	n-1>; 7>			
Status	Affected:	Ν	one					
Encod	ling:		0010		000d	ff	ff	ffff
Descr	iption:	Th or pl pl	The contents of register 'f' are rotated one bit to the right. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f'.					rotated e result is e result is
						registe	rt	
Words	8:	1						
Cycles	S:	1						
Q Cyc	le Activity:							
	Q1		Q2		C	13		Q4
	Decode	re	Read gister 'f'		Pro Da	cess ata	V de	Vrite to stination
Exam	<u>ple 1</u> :	RI	RNCF	RI	EG, 1	L		
В	efore Instru	ctio	n					
	WREG	=	?	0.1	1 1			
۸	ftor Instruct	= ion	1101	01	- 1 1			
A	WREG	=	0					
	REG	=	1110	10)11			
Exam	<u>ple 2</u> :	RI	RNCF	RI	EG, ()		
В	efore Instru	ctio	n					
	WREG BEG	=	? 1101	01	11			
Δ	fter Instruct	ion		01				
~	WREG	=	1110	10)11			
	REG	=	1101	01	.11			

SET	F	Set f			
Synt	ax:	[label]	SETF	f,s	
Ope	rands:	0 ≤ f ≤ 255 s ∈ [0,1]	5		
Ope	ration:	$FFh \rightarrow f;$ $FFh \rightarrow d$			
Statu	us Affected:	None			
Enco	oding:	0010	101s	ffff	ffff
Desc	cription:	If 's' is 0, bo 'f' and WRE only the da to FFh.	oth the da EG are se ta memo	ata mem et to FFh ry locati	ory location n. If 's' is 1, ion 'f' is set
Word	ds:	1			
Cycl	es:	1			
QC	cle Activity:				
	Q1	Q2	Q	3	Q4
	Decode	Read register 'f'	Proce Dat	ess a	Write register 'f' and other specified register
Exar	<u>mple1</u> : Before Instru	SETF :	REG, 0		
	REG WREG	= 0xDA = 0x05			

	NEO	_	0,0,1		
	WREG	=	0x05		
Afte	er Instruc	tion			
	REG	=	0xFF		
	WREG	=	0xFF		
Example2:		SE	STF	REG,	1
Bet	ore Instru	uctio	n		
	RFG	=	0xDA		
			-		
	WREG	=	0x05		

WREG = 0x05

0xFF

After Instruction REG =

20.3 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS		3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase symbols (pp) and their meanings:			
рр			
ad	Address/Data	ost	Oscillator Start-Up Timer
al	ALE	pwrt	Power-Up Timer
СС	Capture1 and Capture2	rb	PORTB
ck	CLKOUT or clock	rd	RD
dt	Data in	rw	RD or WR
in	INT pin	tO	ТОСКІ
io	I/O port	t123	TCLK12 and TCLK3
mc	MCLR	wdt	Watchdog Timer
oe	OE	wr	WR
os	OSC1		
Uppercase symbols and their meanings:			
S			
D	Driven	L	Low
E	Edge	Р	Period
F	Fall	R	Rise
Н	High	V	Valid
I	Invalid (Hi-impedance)	Z	Hi-impedance