



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	32KB (16K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	902 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c766-33-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams cont.'d



NOTES:



4.0 ON-CHIP OSCILLATOR CIRCUIT

The internal oscillator circuit is used to generate the device clock. Four device clock periods generate an internal instruction clock (TCY).

There are four modes that the oscillator can operate in. They are selected by the device configuration bits during device programming. These modes are:

- LF Low Frequency (Fosc \leq 2 MHz)
- XT Standard Crystal/Resonator Frequency (2 MHz \leq Fosc \leq 33 MHz)
- EC External Clock Input (Default oscillator configuration)
- RC External Resistor/Capacitor (Fosc \leq 4 MHz)

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on POR and BOR. The PWRT is designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external RESET, Watchdog Timer Reset, or through an interrupt.

Several oscillator options are made available to allow the part to better fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options.

4.1 Oscillator Configurations

4.1.1 OSCILLATOR TYPES

The PIC17CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LF Low Power Crystal
- XT Crystal/Resonator
- EC External Clock Input
- RC Resistor/Capacitor

The main difference between the LF and XT modes is the gain of the internal inverter of the oscillator circuit, which allows the different frequency ranges.

For more details on the device configuration bits, see Section 17.0.

4.1.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT or LF modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 4-2). The PIC17CXXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

For frequencies above 24 MHz, it is common for the crystal to be an overtone mode crystal. Use of overtone mode crystals require a tank circuit to attenuate the gain at the fundamental frequency. Figure 4-3 shows an example circuit.

4.1.3 OSCILLATOR/RESONATOR START-UP

As the device voltage increases from Vss, the oscillator will start its oscillations. The time required for the oscillator to start oscillating depends on many factors. These include:

- Crystal/resonator frequency
- Capacitor values used (C1 and C2)
- Device VDD rise time
- System temperature
- Series resistor value (and type) if used
- Oscillator mode selection of device (which selects the gain of the internal oscillator inverter)

Figure 4-1 shows an example of a typical oscillator/ resonator start-up. The peak-to-peak voltage of the oscillator waveform can be quite low (less than 50% of device VDD) when the waveform is centered at VDD/2 (refer to parameter #D033 and parameter #D043 in the electrical specification section).





7.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC17C7XX; program memory and data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into General Purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

7.1 Program Memory Organization

PIC17C7XX devices have a 16-bit program counter capable of addressing a 64K x 16 program memory space. The RESET vector is at 0000h and the interrupt vectors are at 0008h, 0010h, 0018h, and 0020h (Figure 7-1).

7.1.1 PROGRAM MEMORY OPERATION

The PIC17C7XX can operate in one of four possible program memory configurations. The configuration is selected by configuration bits. The possible modes are:

- Microprocessor
- Microcontroller
- Extended Microcontroller
- Protected Microcontroller

The **Microcontroller** and **Protected Microcontroller** modes only allow internal execution. Any access beyond the program memory reads unknown data. The Protected Microcontroller mode also enables the code protection feature.

The **Extended Microcontroller** mode accesses both the internal program memory, as well as external program memory. Execution automatically switches between internal and external memory. The 16-bits of address allow a program memory range of 64K-words.

The **Microprocessor** mode only accesses the external program memory. The on-chip program memory is ignored. The 16-bits of address allow a program memory range of 64K-words. Microprocessor mode is the default mode of an unprogrammed device.

The different modes allow different access to the configuration bits, test memory and boot ROM. Table 7-1 lists which modes can access which areas in memory. Test Memory and Boot Memory are not required for normal operation of the device. Care should be taken to ensure that no unintended branches occur to these areas.

FIGURE 7-1:

PROGRAM MEMORY MAP AND STACK



7.2.2.2 CPU Status Register (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register has a bit that is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the Interrupt Status (INTSTA) register and the Peripheral Interrupt Enable (PIE) registers. The CPUSTA register also indicates if the stack is available and contains the Power-down (PD) and Time-out (TO) bits. The TO, PD, and STKAV bits are not writable. These bits are set and cleared according to device

logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

The $\overrightarrow{\text{POR}}$ bit allows the differentiation between a Power-on Reset, external $\overrightarrow{\text{MCLR}}$ Reset, or a WDT Reset. The BOR bit indicates if a Brown-out Reset occurred.

Note 1: The BOR status bit is a don't care and is not necessarily predictable if the Brown-out circuit is disabled (when the BODEN bit in the Configuration word is programmed).

REGISTER 7-2: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)

U-0	U-0	R-1	R/W-1	R-1	R-1	R/W-0	R/W-1
_	—	STKAV	GLINTD	TO	PD	POR	BOR
bit 7							bit 0

bit 7-6	Unimplemented: Read as '0'
bit 5	STKAV: Stack Available bit
	This bit indicates that the 4-bit stack pointer value is Fh, or has rolled over from Fh \rightarrow 0h
	(stack overflow).
	 0 = Stack is full, or a stack overflow may have occurred (once this bit has been cleared by a stack overflow, only a device RESET will set this bit)
bit 4	GLINTD: Global Interrupt Disable bit
	This bit disables all interrupts. When enabling interrupts, only the sources with their enable bits set can cause an interrupt.
	1 = Disable all interrupts
1.11.0	
bit 3	TO: WD1 Time-out Status bit
	0 = A Watchdog Timer time-out occurred
bit 2	PD: Power-down Status bit
	1 = After power-up or by the CLRWDT instruction
	0 = By execution of the SLEEP instruction
bit 1	POR: Power-on Reset Status bit
	1 = No Power-on Reset occurred
	0 = A Power-on Reset occurred (must be set by software)
bit 0	BOR: Brown-out Reset Status bit
	When BODEN Configuration bit is set (enabled):
	1 = No Brown-out Reset occurred
	0 = A Brown-out Reset occurred (must be set by software)
	When BODEN Configuration bit is clear (disabled):
	Don't care
	Legend:

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'	
- n = Value at POR Reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

7.4.2 INDIRECT ADDRESSING OPERATION

The indirect addressing capability has been enhanced over that of the PIC16CXX family. There are two control bits associated with each FSR register. These two bits configure the FSR register to:

- Auto-decrement the value (address) in the FSR after an indirect access
- Auto-increment the value (address) in the FSR after an indirect access
- No change to the value (address) in the FSR after an indirect access

These control bits are located in the ALUSTA register. The FSR1 register is controlled by the FS3:FS2 bits and FSR0 is controlled by the FS1:FS0 bits.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the ALUSTA register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

If the FSR register contains a value of 0h, an indirect read will read 0h (Zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).

Indirect addressing allows single cycle data transfers within the entire data space. This is possible with the use of the MOVPF and MOVFP instructions, where either 'p' or 'f' is specified as INDF0 (or INDF1).

If the source or destination of the indirect address is in banked memory, the location accessed will be determined by the value in the BSR.

A simple program to clear RAM from 20h - FFh is shown in Example 7-1.

EXAMPLE 7-1: INDIRECT ADDRESSING

	MOVLW	0x20	;	
	MOVWF	FSR0	;	FSR0 = 20h
	BCF	ALUSTA, FS1	;	Increment FSR
	BSF	ALUSTA, FSO	;	after access
	BCF	ALUSTA, C	;	C = 0
	MOVLW	END_RAM + 1	;	
LP	CLRF	INDF0, F	;	Addr(FSR) = 0
	CPFSEQ	FSR0	;	$FSR0 = END_RAM+1?$
	GOTO	LP	;	NO, clear next
	:		;	YES, All RAM is
	:		;	cleared

7.5 Table Pointer (TBLPTRL and TBLPTRH)

File registers TBLPTRL and TBLPTRH form a 16-bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD.

The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16-bit address of the data word within the program memory. For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 8.0.

7.6 Table Latch (TBLATH, TBLATL)

The table latch (TBLAT) is a 16-bit register, with TBLATH and TBLATL referring to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see TABLRD, TABLWT, TLRD and TLWT instruction descriptions). For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 8.0.

FIGURE 10-7: BLOCK DIAGRAM OF RB6 PORT PIN



FIGURE 10-8: BLOCK DIAGRAM OF RB7 PORT PIN



TABLE 10-11: PORTF FUNCTIONS

Name	Bit	Buffer Type	Function
RF0/AN4	bit0	ST	Input/output or analog input 4.
RF1/AN5	bit1	ST	Input/output or analog input 5.
RF2/AN6	bit2	ST	Input/output or analog input 6.
RF3/AN7	bit3	ST	Input/output or analog input 7.
RF4/AN8	bit4	ST	Input/output or analog input 8.
RF5/AN9	bit5	ST	Input/output or analog input 9.
RF6/AN10	bit6	ST	Input/output or analog input 10.
RF7/AN11	bit7	ST	Input/output or analog input 11.

Legend: ST = Schmitt Trigger input

TABLE 10-12: REGISTERS/BITS ASSOCIATED WITH PORTF

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
10h, Bank 5	DDRF	Data Dir	ection Reg	gister for P	ORTF					1111 1111	1111 1111
11h, Bank 5	PORTF	RF7/ AN11	RF6/ AN10	RF5/ AN9	RF4/ AN8	RF3/ AN7	RF2/ AN6	RF1/ AN5	RF0/ AN4	0000 0000	0000 0000
15h, Bank 5	ADCON1	ADCS1	ADCS0	ADFM		PCFG3	PCFG2	PCFG1	PCFG0	000- 0000	000- 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTF.

12.1 Timer0 Operation

When the TOCS (T0STA<5>) bit is set, TMR0 increments on the internal clock. When TOCS is clear, TMR0 increments on the external clock (RA1/T0CKI pin). The external clock edge can be selected in software. When the T0SE (T0STA<6>) bit is set, the timer will increment on the rising edge of the RA1/T0CKI pin. When T0SE is clear, the timer will increment on the falling edge of the RA1/T0CKI pin. The prescaler can be programmed to introduce a prescale of 1:1 to 1:256. The timer increments from 0000h to FFFFh and rolls over to 0000h. On overflow, the TMR0 Interrupt Flag bit (T0IF) is set. The TMR0 interrupt can be masked by clearing the corresponding TMR0 Interrupt Enable bit (T0IE). The TMR0 Interrupt Flag bit (T0IF) is automatically cleared when vectoring to the TMR0 interrupt vector.

12.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it is synchronized with the internal phase clocks. Figure 12-2 shows the synchronization of the external clock. This synchronization is done after the prescaler. The output of the prescaler (PSOUT) is sampled twice in every instruction cycle to detect a rising or a falling edge. The timing requirements for the external clock are detailed in the electrical specification section.

12.2.1 DELAY FROM EXTERNAL CLOCK EDGE

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time TMR0 is actually incremented. Figure 12-2 shows that this delay is between 3Tosc and 7Tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within \pm 4Tosc (\pm 121 ns @ 33 MHz).



FIGURE 12-1: TIMER0 MODULE BLOCK DIAGRAM





NOTES:

BALID	Fosc	= 33 MHz	SPBRG	FOSC = 25 N	lHz	SPBRG	Fosc = 2	0 MHz	SPBRG	FOSC = 1	6 MHz	SPBRG
RATE (K)	KBAL	JD %ERROR	VALUE (DECIMAL)	KBAUD %	ERROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)
0.3	NA	_		NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	_	NA	_	_	NA	_	_	NA	_	_
2.4	NA	_	_	NA	_	_	NA	_	_	NA	_	_
9.6	NA	_	_	NA	_	_	NA	_	_	NA	_	_
19.2	NA	_	_	NA	_		19.53	+1.73	255	19.23	+0.16	207
76.8	77.1	0 +0.39	106	77.16	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	95.9	3 -0.07	85	96.15	+0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	294.6	64 -1.79	27	297.62	-0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	485.2	-2.94	16	480.77	-3.85	12	500	0	9	500	0	7
HIGH	825	0 —	0	6250	_	0	5000	_	0	4000	_	0
LOW	32.2	2 —	255	24.41	—	255	19.53	—	255	15.625	—	255
	5	FOSC = 10 MHz	2	00000	Fosc	= 7.159 MHz	2	00000	Fosc = 5	068 MHz		00000
BAU RAT	JD FE			VALUE				VALUE				VALUE
(K)	KBAUD	%ERROR	(DECIMAL) KB	AUD %	ERROR	(DECIMAL)) KBAUI	D %E	RROR	(DECIMAL)
0.3	3	NA	_	_	-	NA	_	_	NA		_	_
1.2	2	NA	_	_	1	NA	_	_	NA		_	_
2.4	4	NA	_	_	1	NA	_	_	NA		_	_
9.6	6	9.766	+1.73	255	9.	622	+0.23	185	9.6		0	131
19.	2	19.23	+0.16	129	19	9.24	+0.23	92	19.2		0	65
76.	8	75.76	-1.36	32	7	7.82	+1.32	22	79.2	+	3.13	15
96	6	96.15	+0.16	25	94	4.20	-1.88	18	97.48	+	1.54	12
30	0	312.5	+4.17	7	29	98.3	-0.57	5	316.8	+	5.60	3
50	0	500	0	4	I	NA	—	_	NA		_	—
HIG	θH	2500	_	0	17	89.8	—	0	1267		_	0
LO	W	9.766		255	6.	991	_	255	4.950		_	255
		Eosc = 3 579 M	Hz		Fosc	= 1 MHz			FOSC = 3	2.768 kHz		
BAU	JD			SPBRG				SPBRG				SPBRG
(K)	KBAUD	%ERROR	(DECIMAL) КВ	AUD %	ERROR	(DECIMAL)) KBAUI) %E	RROR	(DECIMAL)
0.3	3	NA			1	NA	_	_	0.303	+	1.14	26
1.2	2	NA		_	1.	202	+0.16	207	1.170	-	2.48	6
2.4	4	NA	_	_	2.	404	+0.16	103	NA		_	—
9.6	6	9.622	+0.23	92	9.	615	+0.16	25	NA		_	—
19.	2	19.04	-0.83	46	19	9.24	+0.16	12	NA		_	—
76.	8	74.57	-2.90	11	83	3.34	+8.51	2	NA		_	—
96	6	99.43	_3.57	8	1	NA	_	_	NA		_	_

TABLE 14-4:	BAUD RATES FOR SYNCHRONOUS MODE
-------------	----------------------------------------

298.3

NA

894.9

3.496

-0.57

_

_

2

—

0

255

NA

NA

250

0.976

_

_

_

_

_

0

255

NA

NA

8.192

0.032

_

_

_

_

_

_

0

255

300

500

HIGH

LOW

14.3 USART Synchronous Master Mode

In Master Synchronous mode, the data is transmitted in a half-duplex manner; i.e., transmission and reception do not occur at the same time: when transmitting data, the reception is inhibited and vice versa. The synchronous mode is entered by setting the SYNC (TXSTA<4>) bit. In addition, the SPEN (RCSTA<7>) bit is set in order to configure the I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting the CSRC (TXSTA<7>) bit.

14.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 14-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer TXREG. TXREG is loaded with data in software. The TSR is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), TXREG is empty and the TXIF bit is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit. TXIF will be set regardless of the state of bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of TXREG, TRMT (TXSTA<1>) shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the TX/CK pin. Data out is stable around the falling edge of the synchronous clock (Figure 14-9). The transmission can also be started by first loading TXREG and then setting TXEN. This is advantageous when slow baud rates are selected, since BRG is kept in RESET when the TXEN, CREN, and SREN bits are clear. Setting the TXEN bit will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to the TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The RX/DT and TX/CK pins will revert to hi-impedance. If either CREN or SREN are set during a transmission, the transmission is aborted and the RX/ DT pin reverts to a hi-impedance state (for a reception). The TX/CK pin will remain an output if the CSRC bit is set (internal clock). The transmitter logic is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear the TXEN bit. If the SREN bit is set (to interrupt an ongoing transmission and receive a single word), then after the single word is received, SREN will be cleared and the serial port will revert back to transmitting, since the TXEN bit is still set. The DT line will immediately switch from hiimpedance Receive mode to transmit and start driving. To avoid this, TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty). If the TSR was empty and TXREG was written before writing the "new" TX9D, the "present" value of TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (see Baud Rate Generator Section for details).
- 2. Enable the synchronous master serial port by setting the SYNC, SPEN, and CSRC bits.
- 3. Ensure that the CREN and SREN bits are clear (these bits override transmission when set).
- If interrupts are desired, then set the TXIE bit (the GLINTD bit must be clear and the PEIE bit must be set).
- 5. If 9-bit transmission is desired, then set the TX9 bit.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN), allows transmission to start sooner than doing these two events in the reverse order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is reenabled.

CPF	SLT	Compare skip if f <	Compare f with WREG, skip if f < WREG						
Synt	tax:	[label] ([label] CPFSLT f						
Ope	rands:	$0 \le f \le 255$	5						
Ope	ration:	(f) – (WRE skip if (f) < (unsigned	(f) – (WREG), skip if (f) < (WREG) (unsigned comparison)						
State	us Affected:	None	None						
Enco	oding:	0011	0000	ffff	ffff				
Description:		Compares i location 'f' t performing If the conte contents of instruction i executed in two-cycle in	Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If the contents of 'f' are less than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.						
Wor	ds:	1	1						
Cycles:		1 (2)	1 (2)						
Q Cycle Activity:									
	Q1	Q2	Q3	3	Q4				
	Decode	Read register 'f'	Proce Data	ess a op	No peration				
lf sk	ip:								
	Q1	Q2	Q3	3	Q4				
	No operation	No operation	No operat	tion of	No peration				
<u>Exa</u>	<u>mple</u> :	HERE (NLESS LESS	HERE CPFSLT REG NLESS : LESS :						
	Before Instru PC W	iction = Ad = ?	ldress (H	IERE)					
	W = ? After Instruction If REG <								

DAV	v	Decimal A	Adjust W	/REG	Registe	er		
Synt	ax:	[label] D	AW f,s					
Ope	rands:	0 ≤ f ≤ 255 s ∈ [0,1]	5					
Ope	ration:	If [[WREG- [WREG<3:0 then WREG<7:4	If [[WREG<7:4> > 9].OR.[C = 1]].AND. [WREG<3:0> > 9] then WREG<7:4> + 7 \rightarrow f<7:4>, s<7:4>;					
		If [WREG< then WREG<7:4 else WREG<7:4	7:4> > 9].(> + 6→ f< >→ f<7:4	OR.[C <7:4>,	= 1] s<7:4>;			
		WREG<7:4> \rightarrow f<7:4>, s<7:4>; If [WREG<3:0> > 9].OR.[DC = 1] then WREG<3:0> + 6 \rightarrow f<3:0>, s<3:0>; else WREG<3:0> \rightarrow f<3:0> s<3:0>						
Statu	us Affected:	С						
Enco	oding:	0010	111s	fff	f fff	f		
Des	cription:	DAW adjus WREG, res tion of two v BCD forma packed BC s = 0: Re W s = 1: Re	ts the eigh variables t) and pro D result. esult is pla emory loca REG. esult is pla	nt-bit v n the e (each duces ced in ation 'f	value in earlier add in packed a correct Data a Data	1i-		
		me	emory loca	ation 'f				
VVor	as:	1						
	es:	1						
		02	03		04			
	Decode	Read register 'f'	Proces	SS	Write register ' and othe specified register	'f' er d		

Example: DAW REG1, 0

Before Instru	uctio	n	
WREG	=	0xA5	
REG1	=	??	
С	=	0	
DC	=	0	
After Instruc	tion		
WREG	=	0x05	
REG1	=	0x05	
С	=	1	
DC	=	0	

TABLRD	Table Re	ead	
Example1:	TABLRD	1, 1,	REG ;
Before Instruc REG TBLATH TBLATL TBLPTR MEMORY(tion TBLPTR)	= = = =	0x53 0xAA 0x55 0xA356 0x1234
After Instruction REG TBLATH TBLATL TBLPTR MEMORY(on (table v TBLPTR)	vrite con = = = = =	mpletion) 0xAA 0x12 0x34 0xA357 0x5678
Example2:	TABLRD	0, 0,	REG ;
Before Instruc REG TBLATH TBLATL TBLPTR MEMORY(tion TBLPTR)	= = = =	0x53 0xAA 0x55 0xA356 0x1234
After Instructio REG TBLATH TBLATL TBLPTR MEMORY(n (table v	vrite coi = = = =	mpletion) 0x55 0x12 0x34 0xA356 0x1234

TAB	LWT	Table Wri	ite	
Synt	tax:	[label]	TABLWT t,	i,f
Ope	rands:	$0 \le f \le 25$	5	
		i ∈ [0,1] t ∈ [0,1]		
Ope	ration:	lf t = 0.		
000		$f \rightarrow TBLA$	TL;	
		If $t = 1$,	τц.	
		$T \rightarrow TBLA$ TBLAT \rightarrow	Prog Men	n (TBLPTR);
		If i = 1,	.	
		IBLPIR · If i – 0	$+1 \rightarrow IBL$	PIR
		TBLPTR i	s unchang	ed
State	us Affected	: None		
Enco	oding:	1010	11ti i	fff ffff
Des	cription:	1. Load	value in 'f' ir	nto 16-bit table
		latch (If t = 1	(TBLAT) I: load into h	niah byte:
		If $t = 0$): load into l	ow byte
		2. The c	ontents of T	BLAT are writ-
		locatio	on pointed to	by TBLPTR.
		If TB	LPTR point	ts to external
		the in:	struction tak	es two-cycle.
		If TBL	PTR points	to an internal
		instru	ction is ter	minated when
	te. The	an inte	errupt is rec	eived.
INC	volta	ige for success	ful program	ming of internal
	men	<u>iory.</u>		
	the p	programming se	equence of i	nternal memory
	will Toy)	be interrupted. The internal i	A short wri memory loc	te will occur (2 ation will not be
	affec	ted.	noniory ioo	
		3. The T	BLPTR car	n be automati-
		cally i If i = 1	ncremented ; TBLPTR	is not
		K: C		ted
Wor	de	1	, IDLPIK	is incremented
Cycl	us.	ı 2 (many if	write is to	on-chin
Cyci	63.	EPROM p	program m	emory)
QC	ycle Activity	/:		
	Q1	Q2	Q3	Q4
	Decode	Read	Process	Write
		register	Data	TBLATH or
				TBLATL
	No operation	No operation	No	No
		(Table Pointer		(Table Latch on
		on Address bus)		Address bus, WR goes low)
		bus)		WR goes low)

NOTES:

19.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

19.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

19.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows environment were chosen to best make these features available to you, the end user.

19.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

20.1 DC Characteristics

			Standard	Operati	ng Cond	itions (u	nless otherwise stated)
PIC17LC7XX	-08		Operating	tempera	ature		
(Commerci	al, Industria	l)			-4	$0^{\circ}C \leq T$	$A \leq +85^{\circ}C$ for industrial and
					0°	°C ≤ T/	$A \leq +70^{\circ}C$ for commercial
PIC17C7XX-16		Standard Operating Conditions (unless otherwise stated)					
(Commercial, Industrial, Extended)		Operating temperature					
PIC17C7XX-33		$-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
(Commerci	al. Industria	I. Extended)			-4	$0^{\circ}C \leq TA$	$A \leq +85^{\circ}C$ for industrial
(,	,,			0°	°C ≤ TA	$A \leq +70^{\circ}C$ for commercial
Param.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
D001	Vdd	Supply Voltage					
		PIC17LC7XX	3.0	_	5.5	V	
D001		PIC17C7XX-33	4.5	_	5.5	V	
		PIC17C7XX-16	VBOR	—	5.5	V	(BOR enabled) (Note 5)
D002	Vdr	RAM Data Retention	1.5	_		V	Device in SLEEP mode
		Voltage (Note 1)					
D003	VPOR	VDD Start Voltage to	_	Vss	_	V	See section on Power-on
		ensure internal					Reset for details
		Power-on Reset signal					
D004	SVDD	VDD Rise Rate to ensure	e proper op	peration			
		PIC17LCXX	0.010	—	_	V/ms	See section on Power-on
							Reset for details
D004		PIC17CXX	0.085	_		V/ms	See section on Power-on
							Reset for details
D005	VBOR	Brown-out Reset	3.65	_	4.35	V	
		voltage trip point					
D006	VPORTP	Power-on Reset trip		2.2	_	V	VDD = VPORTP
		point					

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT disabled.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD/(2 \bullet R)$.

For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes Extended Microcontroller mode).

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula IR = VDD/2REXT (mA) with REXT in kOhm.
- 5: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device (-16) will operate correctly to this trip point.



FIGURE 21-17: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 5V, -40°C TO +125°C)





R	
R/W	
R/W bit	145
R/\overline{W} bit	145
RA1/T0CKI pin	97
RBIE	
<u>RBIF</u>	
RBPU	74
RC Oscillator	20
RC Oscillator Frequencies	
RC1IE	
RC1IF	
RC2IE	
RC2IF	
RCE, Receive Enable bit, RCE	
RCREG 12	25, 126, 130, 131
	27, 48
	126 120 122
	120, 130, 132
	27,40 27,40
Read/Write bit B/W	134 , 11 27 , 49
Beading 16-bit Value	οο
Beceive Overflow Indicator bit SSPOV	135
Beceive Status and Control Begister	
Register File Man	
Registers	
ADCON0	
ADCON1	
ADRESH	
ADRESL	
ALUSTA	
BRG	
BSR	
CA2H	
CA2L	
САЗН	50
CA3L	50
CA4H	50
CA4L	
CPUSTA	
DDRB	
DDRC	
DDRD	
F3R0	48, 54 18, 54
	40, 54
INDF1	48 54
INSTA	48
INTSTA	
PCL	
PCLATH	
PIE1	
PIE2	
PIR1	
PIR2	
PORTA	
PORTB	
PORTC	
PORTD	
PORTE	48
PORTF	49
PORTG	

PR1	49
PR2	49
PR3H/CA1H	49
PR3L/CA1L	49
PRODH	50
PRODL	50
PW1DCH	49
PW1DCL	49
PW2/DCL	49
PW2DCH	49
	50
PW3DCL	20 ∕18
BCBEG2	40 10
BCSTA1	48
RCSTA2	49
SPBRG1	48
SPBRG2	49
SSPADD	50
SSPBUF	50
SSPCON1	50
SSPCON2	50
SSPSTAT 50, 1	34
T0STA 48, 53,	97
	48
IBLPTRL	48
1CON1	01
TCON2	02
ТООНЗ	/Q
TMR1	40
TMB2	49
TMR3H	49
TMR3L	49
TMR3L TXREG1	49 48
TMR3L TXREG1 TXREG2	49 48 49
TMR3L TXREG1 TXREG2 TXSTA1	49 48 49 48
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2	49 48 49 48 49
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2	49 48 49 48 49 48
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2	49 48 49 48 49 48 49
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2 WREG	49 48 49 48 49 48 49 48
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2 WREG 39, Regsters TMR0L Reset Soution	49 48 49 48 49 48 49 48 48
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2 WREG 39, Regsters TMR0L. Reset Section State Bits and Table Contificance	49 48 49 48 49 48 49 48 48 48 23
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2 WREG	49 48 49 48 49 48 49 48 48 23 25 25
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2 WREG	49 48 49 48 49 48 49 48 48 48 23 25 25 25 25
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2 WREG	49 48 49 48 49 48 49 48 48 23 25 25 25 25 36
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2 WREG	49 48 49 48 49 48 49 48 48 48 23 25 25 25 36 21
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2 WREG	49 48 49 48 49 48 49 48 49 48 23 25 25 25 25 25 36 21 21
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2 WREG 39, Regsters TMR0L Reset Section Status Bits and Their Significance Time-Out in Various Situations Time-Out Sequence Restart Condition Enabled bit, RSE RETLW 2 RETURN 2	49 48 49 48 49 48 49 48 49 48 48 23 25 25 25 25 21 21 22
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2 WREG WREG 39, Regsters TMR0L Reset Section Status Bits and Their Significance Time-Out in Various Situations Time-Out Sequence Restart Condition Enabled bit, RSE RETLW RETURN RLCF	49 48 49 48 49 48 49 48 49 48 48 23 25 25 36 21 22 22 22
TMR3L TXREG1 TXREG2 TXSTA1 TXSTA2 WREG WREG Section Status Bits and Their Significance Time-Out in Various Situations Time-Out Sequence Restart Condition Enabled bit, RSE RETLW RETURN RLCF RLNCF	49 48 49 48 49 48 49 48 49 48 48 25 25 25 25 25 21 22 22 22 23
TMR3L	49 48 49 48 49 48 49 48 49 48 48 23 25 25 25 26 21 22 23 23
TMR3L	49 48 49 48 49 48 49 48 49 48 49 48 49 48 25 25 25 26 21 22 23 24
TMR3L	49 48 49 48 49 48 49 48 49 48 49 48 49 48 49 25 525 26 21 22 23 22 23 22 36 21 22 23 23 23 36
TMR3L	49 49 48 49 48 49 48 49 48 225 26 225 26 21 22 23 24 48 23 25 26 21 22 23 24 36
TMR3L	49 49 48 49 49 49 48 49 48 225 26 21 22 23 24 25 26 21 22 23 24 36 25 26 21 22 23 24 36 25
TMR3L	49 49 48 49 48 49 48 49 48 225 261 212 223 24 325 325 326 321 322 323 324 325 34
TMR3L	49 49 48 49 48 49 48 225 232 24 48 225 232 24 25 26 21 22 23 24 36 36
TMR3L	49 49 49 49 49 48 48 225 225 232 225 232 232 232 232 232 243 255 365 365
TMR3L	49 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 49
TMR3L	49 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 498 49
TMR3LTXREG1TXREG2TXSTA1TXSTA2WREGWREGSectionStatus Bits and Their SignificanceTime-Out in Various SituationsTime-Out sequenceRestart Condition Enabled bit, RSERETFIERETURNRETURNRLCFRRCFRRCFRRCFRSE1RX Pin Sampling Scheme1Saving STATUS and WREG in RAMSCK1Sch1Sch1Sch1Sch1Sch1Sch1Sung STATUS and WREG in RAMSch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch1Sch11111<	44494444 422222321222232465 465223744
TMR3L	4489 4498 4498 225556112222332 33224374437
TMR3L	448 449 44 449 44 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440 440