

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	32KB (16K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	902 × 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c766t-16e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



5.0 RESET

The PIC17CXXX differentiates between various kinds of RESET:

- Power-on Reset (POR)
- Brown-out Reset
- MCLR Reset
- WDT Reset

Some registers are not affected in any RESET condition, their status is unknown on POR and unchanged in any other RESET. Most other registers are forced to a "RESET state". The TO and PD bits are set or cleared differently in different RESET situations, as indicated in Table 5-3. These bits, in conjunction with the POR and BOR bits, are used in software to determine the nature of the RESET. See Table 5-4 for a full description of the RESET states of all registers.

When the device enters the "RESET state", the Data Direction registers (DDR) are forced set, which will make the I/O hi-impedance inputs. The RESET state of some peripheral modules may force the I/O to other operations, such as analog inputs or the system bus.

Note: While the device is in a RESET state, the internal phase clock is held in the Q1 state. Any processor mode that allows external execution will force the RE0/ALE pin as a low output and the RE1/OE and RE2/WR pins as high outputs.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 5-1.




FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

7.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC17C7XX; program memory and data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into General Purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

7.1 Program Memory Organization

PIC17C7XX devices have a 16-bit program counter capable of addressing a 64K x 16 program memory space. The RESET vector is at 0000h and the interrupt vectors are at 0008h, 0010h, 0018h, and 0020h (Figure 7-1).

7.1.1 PROGRAM MEMORY OPERATION

The PIC17C7XX can operate in one of four possible program memory configurations. The configuration is selected by configuration bits. The possible modes are:

- Microprocessor
- Microcontroller
- Extended Microcontroller
- Protected Microcontroller

The **Microcontroller** and **Protected Microcontroller** modes only allow internal execution. Any access beyond the program memory reads unknown data. The Protected Microcontroller mode also enables the code protection feature.


The **Extended Microcontroller** mode accesses both the internal program memory, as well as external program memory. Execution automatically switches between internal and external memory. The 16-bits of address allow a program memory range of 64K-words.

The **Microprocessor** mode only accesses the external program memory. The on-chip program memory is ignored. The 16-bits of address allow a program memory range of 64K-words. Microprocessor mode is the default mode of an unprogrammed device.

The different modes allow different access to the configuration bits, test memory and boot ROM. Table 7-1 lists which modes can access which areas in memory. Test Memory and Boot Memory are not required for normal operation of the device. Care should be taken to ensure that no unintended branches occur to these areas.

FIGURE 7-1:

PROGRAM MEMORY MAP AND STACK



7.1.2 EXTERNAL MEMORY INTERFACE

When either Microprocessor or Extended Microcontroller mode is selected, PORTC, PORTD and PORTE are configured as the system bus. PORTC and PORTD are the multiplexed address/data bus and PORTE<2:0> is for the control signals. External components are needed to demultiplex the address and data. This can be done as shown in Figure 7-4. The waveforms of address and data are shown in Figure 7-3. For complete timings, please refer to the electrical specification section.

FIGURE 7-3: EXTERNAL PROGRAM MEMORY ACCESS

VA	VEFORMS
Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4 Q1
AD(
<15:0> Address out Data in	Address out Data out
ALE	
OE	1 <u> </u>
WR	·
Read Cycle	Write Cycle

The system bus requires that there is no bus conflict (minimal leakage), so the output value (address) will be capacitively held at the desired value.

As the speed of the processor increases, external EPROM memory with faster access time must be used. Table 7-2 lists external memory speed requirements for a given PIC17C7XX device frequency.

In Extended Microcontroller mode, when the device is executing out of internal memory, the control signals will continue to be active. That is, they indicate the action that is occurring in the internal memory. The external memory access is ignored.


The following selection is for use with Microchip EPROMs. For interfacing to other manufacturers memory, please refer to the electrical specifications of the desired PIC17C7XX device, as well as the desired memory device to ensure compatibility.

TABLE 7-2:EPROM MEMORY ACCESSTIME ORDERING SUFFIX

PIC17C7XX Oscillator Frequency	Instruction Cycle Time (TCY)	EPROM Suffix
8 MHz	500 ns	-25
16 MHz	250 ns	-15
20 MHz	200 ns	-10
25 MHz	160 ns	-70

Note: The access times for this requires the use of fast SRAMs.

The electrical specifications now include timing specifications for the memory interface with PIC17LCXXX devices. These specifications reflect the capability of the device by characterization. Please validate your design with these timings.



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
Unbanke	ed										
00h	INDF0	Uses conte	ents of FSR								
01h	FSR0	Indirect Da	ata Memory	Address Poi	nter 0					XXXX XXXX	uuuu uuuu
02h	PCL	Low order	8-bits of PC	;						0000 0000	0000 0000
03h ⁽¹⁾	PCLATH	Holding Re	egister for u	pper 8-bits o	f PC					0000 0000	uuuu uuuu
04h	ALUSTA	FS3	FS2	FS1	FS0	OV	Z	DC	С	1111 xxxx	1111 uuuu
05h	TOSTA	INTEDG	T0SE	TOCS	T0PS3	T0PS2	T0PS1	T0PS0		0000 000-	0000 000-
06h ⁽²⁾	CPUSTA		_	STKAV	GLINTD	TO	PD	POR	BOR	11 11qq	11 qqui
07h	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	TOCKIE	T0IE	INTE	0000 0000	0000 0000
08h	INDF1	Uses conte	ents of FSR	1 to address	Data Memo	ry (not a phy	sical registe	r)			
09h	FSR1	Indirect Da	ata Memory	Address Poi	nter 1		-			XXXX XXXX	uuuu uuuu
0Ah	WREG	Working R	egister							XXXX XXXX	uuuu uuuu
0Bh	TMR0L	TMR0 Reg	gister; Low E	Byte						XXXX XXXX	uuuu uuuu
0Ch	TMR0H	TMR0 Reg	jister; High I	Byte						XXXX XXXX	uuuu uuuu
0Dh	TBLPTRL	Low Byte of	of Program	Memory Tab	le Pointer					0000 0000	0000 0000
0Eh	TBLPTRH	High Byte	of Program	Memory Tab	le Pointer					0000 0000	0000 0000
0Fh	BSR	Bank Sele	ct Register							0000 0000	0000 0000
Bank 0	•									•	
10h	PORTA ^(4,6)	RBPU	—	RA5/TX1/ CK1	RA4/RX1/ DT1	RA3/SDI/ SDA	RA2/SS/ SCL	RA1/T0CKI	RA0/INT	0-xx 11xx	0-uu 11uu
11h	DDRB	Data Direc	tion Registe	er for PORTE	3					1111 1111	1111 1111
12h	PORTB ⁽⁴⁾	RB7/	RB6/	RB5/	RB4/	RB3/	RB2/	RB1/	RB0/	xxxx xxxx	uuuu uuuu
13h	RCSTA1	SDO SPEN	SCK RX9	TCLK3 SREN	TCLK12 CREN	PWM2	PWM1 FERR	CAP2 OERR	CAP1 RX9D	0000 -00x	0000 -000
13h	RCREG1	-	Receive Re		CREN	_	FERR	OEKK	KA9D		
140 15h	TXSTA1	CSRC	TX9	TXEN	SYNC			TRMT	TX9D	xxxx xxxx 00001x	uuuu uuuu 00001u
16h	TXREG1		-	egister (for L		_	_		1 Yan	xxxx xxxx	uuuu uuuu
17h	SPBRG1			Register (for	,					0000 0000	0000 0000
Bank 1	SFBRGT	Dauu Nale	Generator		USARTI)					0000 0000	0000 0000
	DDRC ⁽⁵⁾	Data Direa	tion Desists		`						
10h 11h	PORTC ^(4,5)		0	er for PORTC RC5/AD5	, RC4/AD4	RC3/AD3	RC2/AD2	RC1/AD1	RC0/AD0	1111 1111	1111 1111
	DDRD ⁽⁵⁾					RC3/AD3	RUZ/ADZ	RC1/AD1	RCU/ADU	XXXX XXXX	uuuu uuuu
12h		Data Direc RD7/	RD6/	er for PORTE RD5/	RD4/	RD3/	RD2/	1	[1111 1111	1111 1111
13h	PORTD ^(4,5)	AD15	AD14	AD13	AD12	AD11	AD10	RD1/AD9	RD0/AD8	xxxx xxxx	սսսս սսսս
14h	DDRE ⁽⁵⁾	Data Direc	tion Registe	er for PORTE						1111	1112
15h	PORTE ^(4,5)	-	—	—	—	RE3/ CAP4	RE2/WR	RE1/OE	RE0/ALE	xxxx	uuui
16h	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 001
17h	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000

TABLE 7-3: SPECIAL FUNCTION REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition.

Shaded cells are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated from, or transferred to, the upper byte of the program counter.

2: The TO and PD status bits in CPUSTA are not affected by a MCLR Reset.

3: Bank 8 and associated registers are only implemented on the PIC17C76X devices.

4: This is the value that will be in the port output latch.

5: When the device is configured for Microprocessor or Extended Microcontroller mode, the operation of this port does not rely on these registers.

6: On any device RESET, these pins are configured as inputs.

NOTES:

Example 9-4 shows the sequence to do a 16 x 16 signed multiply. Equation 9-2 shows the algorithm used. The 32-bit result is stored in four registers, RES3:RES0. To account for the sign bits of the arguments, each argument pairs most significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 9-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0	
$= ARG1H:ARG1L \bullet ARG2H:ARG2L$	
$= (ARG1H \bullet ARG2H \bullet 2^{16})$	+
$(ARG1H \bullet ARG2L \bullet 2^8)$	+
$(ARG1L \bullet ARG2H \bullet 2^8)$	+
$(ARG1L \bullet ARG2L)$	+
$(-1 \bullet ARG2H < 7 > \bullet ARG1H:ARG1L \bullet 2^{16})$	+
$(-1 \bullet ARG1H < 7 > \bullet ARG2H:ARG2L \bullet 2^{16})$	

EXAMPLE 9-4: 16 x 16 SIGNED MULTIPLY ROUTINE

	MOVFP	ARG1L, WREG		
	MULWF		;	ARG1L * ARG2L ->
				PRODH: PRODL
	MOVPF	PRODH, RES1		
		PRODL, RESO		
;			'	
'	MOVFP	ARG1H, WREG		
	MULWF	ARG2H		ARG1H * ARG2H ->
				PRODH: PRODL
	MOVPF	PRODH, RES3		1110211111022
		PRODL, RES2		
;		111022, 11202	'	
'	MOVFP	ARG1L, WREG		
	MULWF			ARG1L * ARG2H ->
			;	
	MOVFP	PRODL, WREG		I KODII I KODII
	ADDWF			Add cross
	MOVFP	PRODH, WREG		
				products
	CLRF		;	
		WREG, F RES3, F		
	ADDWFC	RESS, F	;	
;	MOVFP	ADCIN MDEC		
		ARG1H, WREG		
	MULWF	ARG2L		ARG1H * ARG2L ->
	MOUTED			PRODH: PRODL
	MOVFP	PRODL, WREG RES1, F		
	MOVFP			products
	ADDWFC	RES2, F	;	
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	
;	DEFIC			
		AKGZA, /	;	ARG2H:ARG2L neg?
	GOTO			no, check ARG1
	MOVFP	ARG1L, WREG	;	
	SUBWF	RES2	;	
	MOVFP	ARG1H, WREG	;	
	SUBWFB	RES3		
;	CNI ADC1			
SI	GN_ARG1			ADCILLADCIL DC-2
	BTFSS	CONT_CODE		ARG1H:ARG1L neg?
	GOTO			no, done
	MOVFP	ARG2L, WREG	;	
	SUBWF	RES2	;	
	MOVFP	ARG2H, WREG	;	
	SUBWFB	KES3		
;				
CO	NT_CODE			
	:			
1				

10.4 PORTD and DDRD Registers


PORTD is an 8-bit bi-directional port. The corresponding data direction register is DDRD. A '1' in DDRD configures the corresponding port pin as an input. A '0' in the DDRD register configures the corresponding port pin as an output. Reading PORTD reads the status of the pins, whereas writing to PORTD will write to the port latch. PORTD is multiplexed with the system bus. When operating as the system bus, PORTD is the high order byte of the address/data bus (AD15:AD8). The timing for the system bus is shown in the Electrical Specifications section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 10-4 shows an instruction sequence to initialize PORTD. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

EXAMPLE 10-4: INITIALIZING PORTD

MOVLB	1		;	Select Bank 1
CLRF	PORTD,	F	;	Initialize PORTD data
			;	latches before setting
			;	the data direction reg
MOVLW	0xCF		;	Value used to initialize
			;	data direction
MOVWF	DDRD		;	Set RD<3:0> as inputs
			;	RD<5:4> as outputs
			;	RD<7:6> as inputs

FIGURE 10-10: BLOCK DIAGRAM OF RD7:RD0 PORT PINS (IN I/O PORT MODE)



12.1 Timer0 Operation

When the TOCS (T0STA<5>) bit is set, TMR0 increments on the internal clock. When TOCS is clear, TMR0 increments on the external clock (RA1/T0CKI pin). The external clock edge can be selected in software. When the T0SE (T0STA<6>) bit is set, the timer will increment on the rising edge of the RA1/T0CKI pin. When T0SE is clear, the timer will increment on the falling edge of the RA1/T0CKI pin. The prescaler can be programmed to introduce a prescale of 1:1 to 1:256. The timer increments from 0000h to FFFFh and rolls over to 0000h. On overflow, the TMR0 Interrupt Flag bit (T0IF) is set. The TMR0 interrupt can be masked by clearing the corresponding TMR0 Interrupt Enable bit (T0IE). The TMR0 Interrupt Flag bit (T0IF) is automatically cleared when vectoring to the TMR0 interrupt vector.

12.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it is synchronized with the internal phase clocks. Figure 12-2 shows the synchronization of the external clock. This synchronization is done after the prescaler. The output of the prescaler (PSOUT) is sampled twice in every instruction cycle to detect a rising or a falling edge. The timing requirements for the external clock are detailed in the electrical specification section.

12.2.1 DELAY FROM EXTERNAL CLOCK EDGE

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time TMR0 is actually incremented. Figure 12-2 shows that this delay is between 3Tosc and 7Tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within \pm 4Tosc (\pm 121 ns @ 33 MHz).





FIGURE 12-1: TIMER0 MODULE BLOCK DIAGRAM





13.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C7XX has a wealth of timers and time based functions to ease the implementation of control applications. These time base functions include three PWM outputs and four Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with an 8-bit period register (PR1 and PR2, respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal FOSC/4 clock), or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer/counter. These timers are also used as the time base for the PWM (Pulse Width Modulation) modules.

Timer3 is a 16-bit timer/counter which uses the TMR3H and TMR3L registers. Timer3 also has two additional registers (PR3H/CA1H:PR3L/CA1L) that are configurable as a 16-bit period register or a 16-bit capture register. TMR3 can be software configured to increment from the internal system clock (FOSC/4), or from an external signal on the RB5/TCLK3 pin. Timer3 is the time base for all of the 16-bit captures.

Six other registers comprise the Capture2, Capture3, and Capture4 registers (CA2H:CA2L, CA3H:CA3L, and CA4H:CA4L).

Figure 13-1, Figure 13-2 and Figure 13-3 are the control registers for the operation of Timer1, Timer2 and Timer3, as well as PWM1, PWM2, PWM3, Capture1, Capture2, Capture3 and Capture4.

Table 13-1 shows the Timer resource requirements for these time base functions. Each timer is an open resource so that multiple functions may operate with it.

TABLE 13-1: TIME-BASE FUNCTION/ RESOURCE REQUIREMENTS

Time Base Function	Timer Resource
PWM1	Timer1
PWM2	Timer1 or Timer2
PWM3	Timer1 or Timer2
Capture1	Timer3
Capture2	Timer3
Capture3	Timer3
Capture4	Timer3

REGISTER 13-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS
bit 7							bit 0
•	•	• •					
			dae				
CA1ED1:0	CA1ED0: Ca	pture1 Mode	e Select bits				
•	•	• •	dae				
•	•	•	•				
T16: Time	r2:Timer1 Mo	de Select b	it				
					2 nin		
				ND5/TOLN	, pin		
TMR2CS:	Timer2 Cloc	k Source Se	lect bit				
				RB4/TCLK1	2 pin		
0 = TMR2	increments of	off the intern	al clock				
					. ·		
				RB4/TCLK1	2 pin		
5 – HWIXI							
Legend:							
•	ble bit	W = M	/ritable bit	U = Unin	nplemented h	hit read as '0),
						,	
	CA2ED1 bit 7 CA2ED1:C 00 = Capti 01 = Capti 10 = Capti 11 = Capti 00 = Capti 01 = Capti 01 = Capti 10 = Capti 10 = Capti 11 = Time2 0 = Time2 0 = TMR3 0 = TMR3 0 = TMR1 0 = TMR1	CA2ED1CA2ED0bit 7CA2ED1:CA2ED0: Ca0 = Capture on every0 = Capture on every1 = Capture on everyCA1ED1:CA1ED0: Ca00 = Capture on every01 = Capture on every01 = Capture on every01 = Capture on every01 = Capture on every10 = Capture on every11 = Capture and Timer1TMR3 increments on0 = TMR2 increments on0 = TMR1 increments on<	CA2ED1 CA2ED0 CA1ED1 bit 7 CA2ED1:CA2ED0: Capture2 Mode 0 = Capture on every falling edge 0 = Capture on every falling edge 0 = Capture on every 4th rising edge 0 = Capture on every 16th rising edge 0 = Capture on every 16th rising edge 0 = Capture on every falling edge 0 = Capture on every 16th rising edge 0 = Capture on every 16th rising edge 1 = Timer2 and Timer1 form a 16-b 0 = Timer2 and Timer1 are two 8-b TMR3 increments off the falling 0 = TMR3 increments off the falling 0 = TMR2 increments off the intern TMR1 increments off the falling 0 = TMR1	CA2ED1CA2ED0CA1ED1CA1ED0bit 7CA2ED1:CA2ED0: Capture2 Mode Select bits00 = Capture on every falling edge01 = Capture on every falling edge10 = Capture on every 4th rising edge11 = Capture on every 16th rising edgeCA1ED1:CA1ED0: Capture1 Mode Select bits00 = Capture on every falling edge01 = Capture on every falling edge01 = Capture on every falling edge01 = Capture on every falling edge11 = Capture on every falling edge11 = Capture on every falling edge11 = Capture on every 16th rising edge11 = Timer2 and Timer1 form a 16-bit timer0 = Timer2 and Timer1 are two 8-bit timersTMR3CS: Timer3 Clock Source Select bit1 = TMR3 increments off the falling edge of the0 = TMR2 increments off the falling edge of the0 = TMR1 increments off the falling edge of the0 = TMR1 increments off the falling edge of the0 = TMR1 increments off the internal clockLegend:R = Readable bitW = Writable bit	CA2ED1 CA2ED0 CA1ED1 CA1ED0 T16 bit 7 CA2ED1:CA2ED0: Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 16th rising edge 11 = Capture on every 16th rising edge 01 = Capture on every 16th rising edge 01 = Capture on every falling edge 11 = Capture on every falling edge 11 = Capture on every falling edge 11 = Capture on every 16th rising edge 11 = Capture on every 16th rising edge 11 = Capture on every 16th rising edge 11 = Timer2 and Timer1 form a 16-bit timer 0 = Timer2 and Timer1 are two 8-bit timers TMR3CS: Timer3 Clock Source Select bit 1 = TMR3 increments off the falling edge of the RB5/TCLK3 0 = TMR3 increments off the falling edge of the RB4/TCLK1 0 = TMR2 increments off the falling edge of the RB4/TCLK1 0 = TMR2 increments off the falling edge of the RB4/TCLK1 0 = TMR1 increments off the falling edge of the RB4/TCLK1 0 = TMR1 increments off the internal clock <	CA2ED1 CA2ED0 CA1ED1 CA1ED0 T16 TMR3CS bit 7 CA2ED0: Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every falling edge 02 = Capture on every falling edge 03 = Capture on every falling edge 04 = Capture on every 16th rising edge 05 = Capture on every 16th rising edge 06 = Capture on every falling edge 01 = Capture on every falling edge 11 = Timer2 and Timer1 form a 16-bit timer 0 = Timer2 and Timer1 are two 8-bit timers TMR3CS: Timer3 Clock Source Select bit 1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin 0 = TMR2 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the falling edge of the RB4/TCLK12 pin	CA2ED1 CA2ED0 CA1ED1 CA1ED0 T16 TMR3CS TMR2CS bit 7 CA2ED1:CA2ED0: Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every falling edge 02 = Capture on every 16th rising edge 03 = Capture on every 16th rising edge 04 = Capture on every 16th rising edge 05 = Capture on every 16th rising edge 04 = Capture on every 16th rising edge 05 = Capture on every falling edge 04 = Capture on every falling edge 05 = Capture on every 16th rising edge 06 = Capture on every 16th rising edge 11 = Capture on every 16th rising edge of the RB5/TCLK3 pin 0 = TMR3 increments off the falling edge of the RB5/TCLK3 pin 0 = TMR2 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR2 increments off the internal clock TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 inc

Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. Enable the reception by setting the CREN bit.
- 6. The RCIF bit will be set when reception completes and an interrupt will be generated if the RCIE bit was set.

- 7. Read RCSTA to get the ninth bit (if enabled) and FERR bit to determine if any error occurred during reception.
- 8. Read RCREG for the 8-bit received data.
- 9. If an overrun error occurred, clear the error by clearing the OERR bit.
- Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.




FIGURE 14-7: ASYNCHRONOUS RECEPTION

TABLE 14-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG1	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	_	_	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG1	Baud Rate	Generato	r Register						0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	_	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 4	RCREG2	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC		—	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2	Baud Rate	Generato	r Register						0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as a '0'. Shaded cells are not used for asynchronous reception.





FIGURE 15-32: STOP CONDITION FLOW CHART



ANDWF	AND WR	AND WREG with f						
Syntax:	[label] A	NDWF f,c						
Operands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in [0,1] \end{array}$	$0 \le f \le 255$ d \in [0,1]						
Operation:	(WREG) .	AND. (f) \rightarrow (dest)					
Status Affected:	Z							
Encoding:	0000	101d ff	ff ffff					
Description:	register 'f'. in WREG. I	The contents of WREG are AND'ed with register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.						
Words:	1	1						
Cycles:	1	1						
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read register 'f'	Process Data	Write to destination					
Example: ANDWF REG, 1 Before Instruction								

BCF Bit Clear f									
Synt	ax:	[label] E	BCF f,	b					
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 25 \\ 0 \leq b \leq 7 \end{array}$	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \end{array}$						
Ope	ration:	$0 \rightarrow (f < b >$	•)						
Statu	us Affected:	None	None						
Enco	oding:	1000	1bbb	fff	f	ffff			
Desc	cription:	Bit 'b' in register 'f' is cleared.							
Word	ds:	1	1						
Cycl	es:	1	1						
Q Cy	cle Activity:								
	Q1	Q2	Q	3	Q4				
	Decode	Read register 'f'		Process Data		Write gister 'f'			
<u>Exar</u>	<u>mple</u> :	BCF	FLAG_F	REG,	7				

Before Instruction FLAG_REG = 0xC7

After Instruction FLAG_REG = 0x47

 $\begin{array}{rrrr} Before Instruction \\ WREG &= & 0x17 \\ REG &= & 0xC2 \\ \end{tabular} \\ After Instruction \\ WREG &= & 0x17 \end{array}$

REG = 0x02

BTFSS Bit Test, skip if Set									
Syntax:		[label]	[label] BTFSS f,b						
Operands:			$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$						
Operation:		skip if (f<	skip if (f) = 1						
Status Affected:		None							
Enco	oding:	1001		0bbb	fff	f	ffff		
Description:		If bit 'b' in register 'f' is 1, then the next instruction is skipped. If bit 'b' is 1, then the next instruction fetched during the current instruction exe- cution is discarded and a NOP is executed instead, making this a two-cycle instruction.							
Word	ds:	1							
Cycl	es:	1(2)	1(2)						
QC	cle Activity:								
	Q1	Q2		Q3	5		Q4		
	Decode	Read register 'f'		Proce Data		op	No peration		
lf ski	p:								
	Q1	Q2 No		Q3	5	Q4 No			
	No			No					
	operation	operation		operat	tion	op	peration		
<u>Exar</u>	<u>nple</u> :	HERE FALSE TRUE	B1 : :	FSS	FLAG	,1			
	Before Instru PC		add	ress (HE	RE)				
	After Instructi If FLAG< PC If FLAG<7 PC	1> = 0 = a 1> = 1	add ;	ress (FA ress (TR					

BTG	Bit Toggl	e i					
Syntax:	[<i>label</i>] B	TG f,b					
Operands:	0 ≤ f ≤ 255 0 ≤ b < 7	$0 \le f \le 255$ $0 \le b < 7$					
Operation:	$(\overline{f} < b >) \rightarrow ($	(f)					
Status Affected:	None						
Encoding:	0011	1bbb	ff	ff	ffff		
Description:	Bit 'b' in da inverted.	ta memory	loca	ation 'f	' is		
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		(ຊ4		
Decode	Read register 'f'	Proces Data	S		/rite ster 'f'		
Fuerrales							
Example:	BTG I	PORTC,	4				
Before Instru PORTC		0101 [0x75	5]				
After Instruction:							

After Instruction: PORTC = 0110 0101 [0x65]

19.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PIC16F87X and can be used to develop for this and other PIC microcontrollers from the PIC16CXXX family. The MPLAB ICD utilizes the in-circuit debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming[™] protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time.

19.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PIC MCU devices. It can also set code protection in this mode.

19.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PIC devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

19.11 PICDEM 1 Low Cost PIC MCU Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A). PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

19.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I²C[™] bus and separate headers for connection to an LCD module and a keypad.




FIGURE 20-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET TIMING

TABLE 20-3: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)		100	_	_	ns	Vdd = 5V
31	Twdt	Watchdog Timer Time-out Period (Postscale = 1)		5	12	25	ms	VDD = 5V
32	Tost	Oscillation Start-up Timer Period		—	1024Tosc	_	ms	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period		40	96	200	ms	VDD = 5V
34	Tioz	MCLR to I/O hi-impedance		100	_	_	ns	Depends on pin load
35	TmcL2adI	MCLR to System	PIC17 C 7XX	_	_	100	ns	
		Interface bus (AD15:AD0>) invalid	PIC17 LC 7XX	—	—	120	ns	
36	TBOR	Brown-out Reset Pulse Width (low)		100	—	—	ns	VDD within VBOR limits (parameter D005)
†	† Data in "Typ" column is at 5V, 25°C unless otherwise stated.							

.

FIGURE 20-9: TIMER0 EXTERNAL CLOCK TIMINGS




TABLE 20-4: TIMER0 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20	—	_	ns	
			With Prescaler	10	—	—	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20	—	—	ns	
			With Prescaler	10	_	-	ns	
42	Tt0P	T0CKI Period		Greater of: 20 ns or <u>Tcy + 40</u> N			ns	N = prescale value (1, 2, 4,, 256)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

FIGURE 20-10: TIMER1, TIMER2 AND TIMER3 EXTERNAL CLOCK TIMINGS




TABLE 20-5: TIMER1, TIMER2 AND TIMER3 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
45	Tt123H	TCLK12 and TCLK3 high time	0.5TCY + 20	—	_	ns	
46	Tt123L	TCLK12 and TCLK3 low time	0.5TCY + 20	—	_	ns	
47	Tt123P	TCLK12 and TCLK3 input period	<u>Tcy + 40</u> N	Ι		ns	N = prescale value $(1, 2, 4, 8)$
48	TckE2tmrl	Delay from selected External Clock Edge to Timer increment	2Tosc	_	6Tosc	_	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

FIGURE 21-11: TYPICAL AND MAXIMUM IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED, -40°C to +125°C)





FIGURE 21-12: TYPICAL AND MAXIMUM IPD vs. VDD (SLEEP MODE, BOR ENABLED, -40°C to +125°C)



Bus Collision During a RESTART Condition1	
Bus Collision During a START Condition 1	
Bus Collision During a STOP Condition 1	
Bus Collision Interrupt Enable, BCLIE	
Bus Collision Interrupt Flag bit, BCLIF	38
C	
C11,	51
CA1/PR3 1	02
CA1ED0 1	01
CA1ED1 1	01
CA1IE	35
CA1IF	37
CA10VF1	02
CA2ED0 1	01
CA2ED1 1	01
CA2H	49
CA2IE	11
CA2IF	11
CA2L	
CA2OVF	02
CA3H	
CA3IE	36
CA3IF	38
CA3L	
CA4H	
CA4IE	36
CA4IF	
Calculating Baud Rate Error1	
CALL	
Capacitor Selection	
Ceramic Resonators	18
Crystal Oscillator	
Capture	10
Capture Sequence to Read Example	13
Capture Sequence to Read Example1 Capture1	13
Capture1	
Capture1 Mode1	01
Capture1 Mode1 Overflow	01 03
Capture1 Mode1 Overflow	01 03
Capture1 Mode1 Overflow	01 03 37
Capture1 Mode1 Overflow	01 03 37
Capture1 Mode	01 03 .37 01
Capture1 Mode	01 03 37 01 03 37
Capture1 Mode	01 03 37 01 03 37 36
Capture1 Mode	01 03 37 01 03 37 36 38
Capture1 Mode	01 03 37 01 03 37 36 38 38
Capture1 Mode	01 03 37 01 03 37 36 38 36 38
Capture1 Mode	01 03 37 01 03 37 36 38 36 38 36 38
Capture1 Mode	01 03 37 01 03 37 36 38 36 38 36 38 11
Capture1 Mode	01 03 37 01 03 37 36 38 38 38 38 11 17 54
Capture1 Mode	01 03 37 01 03 37 36 38 36 38 36 38 11 17 54 34
Capture1 Mode	01 03 37 01 03 37 36 38 38 38 38 11 17 54 34 33
Capture1 Mode	01 03 37 01 03 37 36 38 36 38 36 38 31 17 54 34 35 93
Capture1 Mode	01 03 37 01 03 37 36 38 38 38 38 38 31 17 54 35 93 35
Capture1 Mode	01 03 37 01 03 37 36 38 38 38 38 38 31 17 54 34 35 35 21
Capture1 Mode	01 03 37 01 03 37 36 38 38 11 17 54 35 21 21
Capture1 Mode	01 03 37 01 03 37 36 38 31 17 54 35 21 21 207
Capture1 Mode	01 03 37 01 03 37 36 38 31 17 54 35 21 21 207
Capture1 Mode	01 03 37 01 03 37 36 38 36 38 11 17 54 35 21 207 208
Capture1 Mode	01 03 37 01 03 37 36 38 36 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 36 37 38 36 37 38 393 35 207 208 55
Capture1 Mode	01 03 37 01 03 37 36 38 11 54 35 21 207 208 55 38
Capture 1 Mode	01 03 37 01 03 37 36 38 36 37 54 35 21 207 208 55 38 42
Capture1 Mode	01 03 37 03 37 38 38 31 17 54 35 21 207 208 55 38 42 64
Capture1 Mode	01 03 37 03 37 38 38 31 17 54 35 21 207 208 55 38 42 64
Capture1 Mode	01 03 37 03 37 36 38 36 38 36 38 31 17 54 35 21 207 208 42 64 62 95

Configuration	
Bits	
Locations	192
Oscillator1	7, 192
Word	191
CPFSEQ	209
CPFSGT	209
CPFSLT	
CPUSTA	
Crystal Operation, Overtone Crystals	
Crystal or Ceramic Resonator Operation	
Crystal Oscillator	
, ,	17
D	
D/Ā	134
Data Memory	
GPR	43, 46
Indirect Addressing	54
Organization	
SFR	
Data Memory Banking	
Data/Address bit, D/A	
DAW	
DC	, -
DDRB	,
DDRC	,
DDRD	
DDRE	,
DDRF	49
DDRG	49
DECF	211
DECFSNZ	212
DECFSZ	
Delay From External Clock Edge	
Digit Borrow	
Digit Carry (DC)	
Duty Cycle	107
E	
Electrical Characteristics	
PIC17C752/756	
Absolute Maximum Ratings	239
Capture Timing	253
CLKOUT and I/O Timing	250
DC Characteristics	242
External Clock Timing	
Memory Interface Read Timing	
Memory Interface Write Timing	
Parameter Measurement Information	
Reset, Watchdog Timer, Oscillator Start-up	240
e 1	054
Timer and Power-up Timer Timing	
Timer0 Clock Timing	
Timer1, Timer2 and Timer3 Clock Timing	
Timing Parameter Symbology	
USART Module Synchronous Receive Timin	g. 261
USART Module Synchronous Transmission	
Timing	260
EPROM Memory Access Time Order Suffix	45
Errata	
Extended Microcontroller	
Extended Microcontroller Mode	
External Memory Interface	
External Program Memory Waveforms	
External royant wentury waveloning	40