



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	32KB (16K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	902 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c766t-16i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### TABLE 7-1: MODE MEMORY ACCESS

Operating Mode	Internal Program Memory	Configuration Bits, Test Memory, Boot ROM
Microprocessor	No Access	No Access
Microcontroller	Access	Access
Extended Microcontroller	Access	No Access
Protected Microcontroller	Access	Access

The PIC17C7XX can operate in modes where the program memory is off-chip. They are the Microprocessor and Extended Microcontroller modes. The Microprocessor mode is the default for an unprogrammed device.

Regardless of the processor mode, data memory is always on-chip.

#### FIGURE 7-2: MEMORY MAP IN DIFFERENT MODES



### 7.4.2 INDIRECT ADDRESSING OPERATION

The indirect addressing capability has been enhanced over that of the PIC16CXX family. There are two control bits associated with each FSR register. These two bits configure the FSR register to:

- Auto-decrement the value (address) in the FSR after an indirect access
- Auto-increment the value (address) in the FSR after an indirect access
- No change to the value (address) in the FSR after an indirect access

These control bits are located in the ALUSTA register. The FSR1 register is controlled by the FS3:FS2 bits and FSR0 is controlled by the FS1:FS0 bits.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the ALUSTA register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

If the FSR register contains a value of 0h, an indirect read will read 0h (Zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).

Indirect addressing allows single cycle data transfers within the entire data space. This is possible with the use of the MOVPF and MOVFP instructions, where either 'p' or 'f' is specified as INDF0 (or INDF1).

If the source or destination of the indirect address is in banked memory, the location accessed will be determined by the value in the BSR.

A simple program to clear RAM from 20h - FFh is shown in Example 7-1.

## EXAMPLE 7-1: INDIRECT ADDRESSING

	MOVLW	0x20	;	
	MOVWF	FSR0	;	FSR0 = 20h
	BCF	ALUSTA, FS1	;	Increment FSR
	BSF	ALUSTA, FSO	;	after access
	BCF	ALUSTA, C	;	C = 0
	MOVLW	END_RAM + 1	;	
LP	CLRF	INDF0, F	;	Addr(FSR) = 0
	CPFSEQ	FSR0	;	$FSR0 = END_RAM+1?$
	GOTO	LP	;	NO, clear next
	:		;	YES, All RAM is
	:		;	cleared

# 7.5 Table Pointer (TBLPTRL and TBLPTRH)

File registers TBLPTRL and TBLPTRH form a 16-bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD.

The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16-bit address of the data word within the program memory. For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 8.0.

# 7.6 Table Latch (TBLATH, TBLATL)

The table latch (TBLAT) is a 16-bit register, with TBLATH and TBLATL referring to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see TABLRD, TABLWT, TLRD and TLWT instruction descriptions). For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 8.0.

# 9.0 HARDWARE MULTIPLIER

All PIC17C7XX devices have an 8 x 8 hardware multiplier included in the ALU of the device. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit Product register (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 9-1 shows a performance comparison between PIC17CXXX devices using the single cycle hardware multiply and performing the same function without the hardware multiply.

Example 9-1 shows the sequence to do an  $8 \times 8$  unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 9-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

#### EXAMPLE 9-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVFP	ARG1, WREG	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

#### EXAMPLE 9-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVFP	ARG1, WREG	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; - ARG1
MOVFP	ARG2, WREG	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG2

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 33 MHz	@ 16 MHz	@ 8 MHz	
8 x 8 unsigned	Without hardware multiply	13	69	8.364 μs	17.25 μs	34.50 μs	
	Hardware multiply	1	1	0.121 μs	0.25 μs	0.50 μs	
8 x 8 signed	Without hardware multiply	—	_	—	_	_	
	Hardware multiply	6	6	0.727 μs	1.50 μs	3.0 μs	
16 x 16 unsigned	Without hardware multiply	21	242	29.333 μs	60.50 μs	121.0 μs	
	Hardware multiply	24	24	2.91 μs	6.0 μs	12.0 μs	
16 x 16 signed	Without hardware multiply	52	254	30.788 μs	63.50 μs	127.0 μs	
	Hardware multiply	36	36	4.36 μs	9.0 μs	18.0 μs	

## TABLE 9-1: PERFORMANCE COMPARISON

#### 13.1.2 TIMER1 AND TIMER2 IN 16-BIT MODE

To select 16-bit mode, set the T16 bit. In this mode, TMR2 and TMR1 are concatenated to form a 16-bit timer (TMR2:TMR1). The 16-bit timer increments until it matches the 16-bit period register (PR2:PR1). On the following timer clock, the timer value is reset to 0h, and the TMR1IF bit is set.

When selecting the clock source for the 16-bit timer, the TMR1CS bit controls the entire 16-bit timer and TMR2CS is a "don't care", however, ensure that TMR2ON is set (allows TMR2 to increment). When TMR1CS is clear, the timer increments once every instruction cycle (Fosc/4). When TMR1CS is set, the timer increments on every falling edge of the RB4/TCLK12 pin. For the 16-bit timer to increment, both TMR1ON and TMR2ON bits must be set (Table 13-2).

## TABLE 13-2: TURNING ON 16-BIT TIMER

T16	TMR2ON	TMR10N	Result
1	1	1	16-bit timer (TMR2:TMR1) ON
1	0	1	Only TMR1 increments
1	х	0	16-bit timer OFF
0	1	1	Timers in 8-bit mode

#### 13.1.2.1 External Clock Input for TMR2:TMR1

When TMR1CS is set, the 16-bit TMR2:TMR1 increments on the falling edge of clock input TCLK12. The input on the RB4/TCLK12 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on RB4/TCLK12 to the time TMR2:TMR1 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.

#### FIGURE 13-2: TMR2 AND TMR1 IN 16-BIT TIMER/COUNTER MODE



#### 13.1.3.1 PWM Periods

The period of the PWM1 output is determined by Timer1 and its period register (PR1). The period of the PWM2 and PWM3 outputs can be individually software configured to use either Timer1 or Timer2 as the timebase. For PWM2, when TM2PW2 bit (PW2DCL<5>) is clear, the time base is determined by TMR1 and PR1 and when TM2PW2 is set, the time base is determined by Timer2 and PR2. For PWM3, when TM2PW3 bit (PW3DCL<5>) is clear, the time base is determined by TMR1 and PR1, and when TM2PW3 is set, the time base is determined by Timer2 and PR2.

Running two different PWM outputs on two different timers allows different PWM periods. Running all PWMs from Timer1 allows the best use of resources by freeing Timer2 to operate as an 8-bit timer. Timer1 and Timer2 cannot be used as a 16-bit timer if any PWM is being used.

The PWM periods can be calculated as follows:

period of PWM1 =  $[(PR1) + 1] \times 4TOSC$ 

period of PWM2 =  $[(PR1) + 1] \times 4TOSC$  or  $[(PR2) + 1] \times 4TOSC$ 

period of PWM3 = 
$$[(PR1) + 1] \times 4TOSC$$
 or  
 $[(PR2) + 1] \times 4TOSC$ 

The duty cycle of PWMx is determined by the 10-bit value DCx<9:0>. The upper 8-bits are from register PWxDCH and the lower 2-bits are from PWxDCL<7:6> (PWxDCH:PWxDCL<7:6>). Table 13-4 shows the maximum PWM frequency (FPWM), given the value in the period register.

The number of bits of resolution that the PWM can achieve depends on the operation frequency of the device as well as the PWM frequency (FPWM).

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log\left(2\right)} \quad \text{bits}$$

where: FPWM = 1 / period of PWM

The PWMx duty cycle is as follows:

PWMx Duty Cycle = (DCx) x TOSC

where DCx represents the 10-bit value from PWxDCH:PWxDCL.

If DCx = 0, then the duty cycle is zero. If PRx = PWxDCH, then the PWM output will be low for one to four Q-clocks (depending on the state of the PWxDCL<7:6> bits). For a duty cycle to be 100%, the PWxDCH value must be greater then the PRx value.

The duty cycle registers for both PWM outputs are double buffered. When the user writes to these registers, they are stored in master latches. When TMR1 (or TMR2) overflows and a new PWM period begins, the master latch values are transferred to the slave latches and the PWMx pin is forced high.

Note:	For PW1DCH, PW1DCL, PW2DCH,
	PW2DCL, PW3DCH and PW3DCL regis-
	ters, a write operation writes to the "master
	latches", while a read operation reads the
	"slave latches". As a result, the user may
	not read back what was just written to the
	duty cycle registers (until transferred to
	slave latch).

The user should also avoid any "read-modify-write" operations on the duty cycle registers, such as: ADDWF PW1DCH. This may cause duty cycle outputs that are unpredictable.

TABLE 13-4:	PWM FREQUENCY vs.
	<b>RESOLUTION AT 33 MHz</b>

PWM	Frequency (kHz)				
Frequency	32.2	64.5	90.66	128.9	515.6
PRx Value	0xFF	0x7F	0x5A	0x3F	0x0F
High Resolution	10-bit	9-bit	8.5-bit	8-bit	6-bit
Standard Resolution	8-bit	7-bit	6.5-bit	6-bit	4-bit

13.1.3.2 PWM INTERRUPTS

The PWM modules make use of the TMR1 and/or TMR2 interrupts. A timer interrupt is generated when TMR1 or TMR2 equals its period register and on the following increment is cleared to zero. This interrupt also marks the beginning of a PWM cycle. The user can write new duty cycle values before the timer rollover. The TMR1 interrupt is latched into the TMR1IF bit and the TMR2 interrupt is latched into the TMR2IF bit. These flags must be cleared in software.

## 14.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-tozero (NRZ) format (one START bit, eight or nine data bits, and one STOP bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock x64 of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The Asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The USART Asynchronous module consists of the following components:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

#### 14.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 14-1. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cvcle), the TXREG is empty and an interrupt bit, TXIF, is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit. TXIF will be set, regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG, the TRMT (TXSTA<1>) bit shows the status of the TSR.

TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

Note:	The TSR is not mapped in data memory,
	so it is not available to the user.

Transmission is enabled bv settina the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 14-3). The transmission can also be started by first loading TXREG and then setting TXEN. Normally, when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 14-4). Clearing TXEN during a transmission will cause the transmission to be aborted. This will reset the transmitter and the TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit value should be written to TX9D (TXSTA<0>). The ninth bit value must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).

Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 6. Load data to the TXREG register.
- 7. Enable the transmission by setting TXEN (starts transmission).

## FIGURE 14-3: ASYNCHRONOUS MASTER TRANSMISSION





## FIGURE 15-9: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



© 1998-2013 Microchip Technology Inc.

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address and if this will be a read or write data transfer.

The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON1<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

## 15.2.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data when required (slavetransmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge ( $\overline{ACK}$ ) pulse and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON1<6>) was set before the transfer was received.

If the BF bit is set, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF and SSPOV are set. Table 15-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101 of the Electrical Specifications.

#### 15.2.18.1 Bus Collision During a START Condition

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 15-35).
- b) SCL is sampled low before SDA is asserted low (Figure 15-36).

During a START condition, both the SDA and the SCL pins are monitored.

<u>lf:</u>

the SDA pin is already low or the SCL pin is already low,

then:

the START condition is aborted, and the BCLIF flag is set, and the SSP module is reset to its IDLE state (Figure 15-35).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to '0'. If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 15-37). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0 and during this time, if the SCL pin is sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the START condition and if the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start, or Stop conditions.

#### FIGURE 15-35: BUS COLLISION DURING START CONDITION (SDA ONLY)



## 15.4 Example Program

Example 15-2 shows MPLAB<sup>®</sup> C17 'C' code for using the I<sup>2</sup>C module in Master mode to communicate with a 24LC01B serial EEPROM. This example uses the PIC<sup>®</sup> MCU 'C' libraries included with MPLAB C17.

#### EXAMPLE 15-2: INTERFACING TO A 24LC01B SERIAL EEPROM (USING MPLAB C17)

```
// Include necessary header files
#include <p17c756.h>
                       // Processor header file
                       // Delay routines header file
// Standard Library header file
#include <delays.h>
#include <stdlib.h>
                       // Standard Lizzard
// I2C routines header file
#include <i2c16.h>
#define CONTROL 0xa0
                        // Control byte definition for 24LC01B
// Function declarations
void main(void);
void WritePORTD(static unsigned char data);
void ByteWrite(static unsigned char address, static unsigned char data);
unsigned char ByteRead(static unsigned char address);
void ACKPoll(void);
// Main program
void main(void)
{
static unsigned char address; // I2C address of 24LC01B
static unsigned char datao; // Data written to 24LC01B
static unsigned char datai;
                                // Data read from 24LC01B
                                  // Preset address to 0
    address = 0;
   OpenI2C(MASTER,SLEW_ON);
                                 // Configure I2C Module Master mode, Slew rate control on
   SSPADD = 39;
                                 // Configure clock for 100KHz
    while(address<128)
                                 // Loop 128 times, 24LC01B is 128x8
    {
        datao = PORTB;
        do
        {
            ByteWrite(address,datao); // Write data to EEPROM
            ACKPoll();
                                        // Poll the 24LC01B for state
            datai = ByteRead(address); // Read data from EEPROM into SSPBUF
        while(datai != datao);
                                        // Loop as long as data not correctly
                                         11
                                             written to 24LC01B
        address++;
                                        // Increment address
    }
    while(1)
                                         // Done writing 128 bytes to 24LC01B, Loop forever
    {
        Nop();
    }
```

ADD	OWFC	ADD WR	EG and C	arry bit	to f
Syn	tax:	[ label ] A	DDWFC	f,d	
Operands:		$\begin{array}{l} 0 \leq f \leq 25 \\ d \in [0,1] \end{array}$	5		
Ope	ration:	(WREG) ·	+ (f) + C –	→ (dest)	
Stat	us Affected:	OV, C, D0	C, Z		
Enc	oding:	0001	000d	ffff	ffff
Description:		Add WREC memory lo placed in V placed in d	cation 'f'. If VREG. If 'd	'd' is 0, th ' is 1, the	e result is result is
Words:		1			
Сус	les:	1			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read register 'f'	Proces Data	-	rite to tination
<u>Exa</u>	mple:	ADDWFC	REG (	D	
	Before Instru Carry bit REG WREG	= 1 = 0x02			
	After Instruct Carry bit REG				

AND	DLW	And Lite	ral with	WRE	G	
Synt	ax:	[label] A	NDLW	k		
Ope	rands:	$0 \le k \le 25$	55			
Ope	ration:	(WREG)	AND. (k	$() \rightarrow ()$	WR	EG)
Statu	us Affected:	Z				
Enco	oding:	1011	0101	kkk	k	kkkk
Des	cription:	The conter the 8-bit lite WREG.				
Wor	ds:	1				
Cycl	es:	1				
QC	vcle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	Read literal 'k'	Proce Dat		-	Vrite to VREG
<u>Exar</u>	<u>mple</u> :	ANDLW	0x5F			
	Before Instru	iction				

WREG = 0xA3 After Instruction WREG = 0x03

Carry bit	=	0
REG	=	0x02
WREG	=	0x50

DEC	CF	Decremer	nt f		0
Syn	tax:	[label]	DECF f,d		S
Ope	erands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \left[0,1\right] \end{array}$	5		C
Оре	eration:	$(f)-1 \rightarrow ($	dest)		C
Stat	us Affected:	OV, C, DC	;, Z		
Enc	oding:	0000	011d ff	ff ffff	S
Des	cription:	result is sto	register 'f'. If ' red in WREG. red back in re	If 'd' is 1, the	E
Wor	ds:	1			
Сус	les:	1			
QC	ycle Activity:				
	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process Data	Write to destination	V
<u>Exa</u>	<u>mple</u> : Before Instru CNT		CNT, 1		C
	Z	= 0			
	After Instruct CNT Z	tion = 0x00 = 1			lf

DEC	FSZ	Decreme	nt f, ski	p if 0	
Synt	ax:	[label]	DECFS	Z f,d	
Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$	5		
Ope	ration:	(f) – 1 $\rightarrow$ (skip if res			
Statu	us Affected:	None			
Enco	oding:	0001	011d	ffff	ffff
Desc	cription:	The conten mented. If ' WREG. If 'c back in reg If the result which is alr and a NOP it a two-cyc	d' is 0, th l' is 1, th ister 'f'. is 0, the eady feto s execut	e result is e result is next inst ched is di ted instea	placed in placed ruction, scarded
Wor	ds:	1			
Cycl	es:	1(2)			
QC	cle Activity:				
	Q1	Q2	Q	3	Q4
	Decode	Read register 'f'	Proce Dat		Write to estination
lf ski					
lf ski				a de	
lf ski	ip:	register 'f'	Dat	a de B	estination
	ip: Q1 No	register 'f' Q2 No	Dat Q3 No	a de 3 tion c	Q4 No peration
<u>Exar</u>	p: Q1 No operation	Register 'f' Q2 No operation HERE NZERO ZERO Juction	Dat Q3 No opera	a de	Q4 No peration

RLNCF	Rotate L	eft f (no c	carry)	1	RRC
Syntax:	[ label ]	RLNCF	f,d		Synt
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]	5			Ope
Operation:	$f < n > \rightarrow d$ $f < 7 > \rightarrow d$	,			Ope
Status Affected:	None				
Encoding:	0010	001d	fff	f ffff	Statu
Description:	one bit to t placed in \	he left. If 'c	d' is 0, d' is 1,	are rotated the result is the result is	D 000
		regis	ster f		
Words:	1				
Cycles:	1				14/
Q Cycle Activity:					Wor
Q1	Q2	Q3		Q4	Cycl
Decode	Read register 'f'	Process Data	-	Write to destination	QC
Example:	RLNCF	REG,	, 1		
Before Instr	uction				Буа
C REG	= 0 = 1110 1	.011			<u>Exar</u>
After Instruc C REG	tion = = 1101 0	111			

RCF	Rotate Ri	ght f th	rough C	arry
Syntax:	[ label ]	RRCF	f,d	
)perands:	$0 \le f \le 255$ $d \in [0,1]$	5		
Operation:	$f < n > \rightarrow d < f < 0 > \rightarrow C$ $f < 0 > \rightarrow C$			
Status Affected:	С			
ncoding:	0001	100d	ffff	ffff
Description: Vords:	The conten one bit to th Flag. If 'd' is WREG. If 'c back in reg	ne right the r s 0, the r t' is 1, the ister 'f'.	hrough the	e Carry aced in
Cycles:	1			
Q Cycle Activity:	•			
Q1	Q2	Q	3	Q4
Decode	Read register 'f'	Proce Dat		Write to estination
xample:	RRCF REG	1,0		
Before Instru	ction			

REG1 = 1110 0110

WREG = 0111 0011

= 0

= 0

1110 0110

С

С

After Instruction REG1 =

# 20.3 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2	ppS	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowerc	ase symbols (pp) and their meanings:		
рр			
ad	Address/Data	ost	Oscillator Start-Up Timer
al	ALE	pwrt	Power-Up Timer
сс	Capture1 and Capture2	rb	PORTB
ck	CLKOUT or clock	rd	RD
dt	Data in	rw	RD or WR
in	INT pin	tO	ТОСКІ
io	I/O port	t123	TCLK12 and TCLK3
mc	MCLR	wdt	Watchdog Timer
oe	OE	wr	WR
OS	OSC1		
Upperc	ase symbols and their meanings:		
S			
D	Driven	L	Low
E	Edge	Р	Period
F	Fall	R	Rise
Н	High	V	Valid
I	Invalid (Hi-impedance)	Z	Hi-impedance

# PIC17C7XX

### FIGURE 20-21: USART ASYNCHRONOUS MODE START BIT DETECT



#### TABLE 20-16: USART ASYNCHRONOUS MODE START BIT DETECT REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур	Max	Unit s	Conditions
120A	TdtL2ckH	Time to ensure that the RX pin is sar	mpled low		_	TCY	ns	
121A	TdtRF	Data rise time and fall time	Receive	_	—	(Note 1)	ns	
			Transmit	_	_	40	ns	
123A	TckH2bckL	Time from RX pin sampled low to firs of x16 clock	t rising edge	_	_	Тсү	ns	

Note 1: Schmitt trigger will determine logic level.

## FIGURE 20-22: USART ASYNCHRONOUS RECEIVE SAMPLING WAVEFORM



## TABLE 20-17: USART ASYNCHRONOUS RECEIVE SAMPLING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур	Max	Unit s	Conditions
125A	TdtL2ckH	Setup time of RX pin to first data sampled	TCY	—		ns	
126A	TdtL2ckH	Hold time of RX pin from last data sam- pled	Тсү			ns	

## 68-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*		N	<b>ILLIMETER</b>	S
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		68			68	
Pitch	р		.050			1.27	
Pins per Side	n1		17			17	
Overall Height	А	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	Е	.985	.990	.995	25.02	25.15	25.27
Overall Length	D	.985	.990	.995	25.02	25.15	25.27
Molded Package Width	E1	.950	.954	.958	24.13	24.23	24.33
Molded Package Length	D1	.950	.954	.958	24.13	24.23	24.33
Footprint Width	E2	.890	.920	.930	22.61	23.37	23.62
Footprint Length	D2	.890	.920	.930	22.61	23.37	23.62
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

\* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-047

Drawing No. C04-049

#### 80-Lead Plastic Thin Quad Flatpack (PT) 12x12x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)

For the most current package drawings, please see the Microchip Packaging Specification located Note: at http://www.microchip.com/packaging



	Units		INCHES		М	ILLIMETERS	*
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		80			80	
Pitch	р		.020			0.50	
Pins per Side	n1		20			20	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	ф	0	3.5	7	0	3.5	7
Overall Width	Е	.541	.551	.561	13.75	14.00	14.25
Overall Length	D	.541	.551	.561	13.75	14.00	14.25
Molded Package Width	E1	.463	.472	.482	11.75	12.00	12.25
Molded Package Length	D1	.463	.472	.482	11.75	12.00	12.25
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026 Drawing No. C04-092

Bus Collision During a RESTART Condition
Bus Collision During a START Condition 171
Bus Collision During a STOP Condition 174
Bus Collision Interrupt Enable, BCLIE
Bus Collision Interrupt Flag bit, BCLIF
C
C 11, 51
CA1/PR3 102
CA1ED0 101
CA1ED1 101
CA1IE
CA1IF
CA1OVF 102
CA2ED0 101
CA2ED1 101
CA2H
CA2IE
CA2IF
CA2L
CA2OVF
CA3H
CA3IE
CA3IF
CA3L
CA4H
CA4IE
CA4IF
Calculating Baud Rate Error120
CALL
Capacitor Selection
Ceramic Resonators
Crystal Oscillator
Capture
Capture Sequence to Bead Example 113
Capture Sequence to Read Example113 Capture1
Capture1
Capture1 Mode101
Capture 1 Mode
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         101           Mode         101           Overflow         102, 103           Capture 2         101           Overflow         102, 103           Capture 2 Interrupt         37           Capture 3 Interrupt         37
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         101           Mode         101           Overflow         102, 103           Capture 2         101           Overflow         102, 103           Capture 2 Interrupt         37           Capture 3 Interrupt         37           Capture 3 Interrupt         36           Capture 3 Interrupt         36           Capture 3 Interrupt         38
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         101           Mode         101           Overflow         102, 103           Capture 2         101           Overflow         102, 103           Capture 2 Interrupt         37           Capture 3 Interrupt         102, 103           Capture 3 Interrupt         102, 103           Capture 3 Interrupt         102, 103           Capture 3 Interrupt         103           Capture 3 Interrupt         103           Capture 4 Interrupt         103
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         101           Mode         101           Overflow         102, 103           Capture 2         101           Overflow         102, 103           Capture 2 Interrupt         37           Capture 3 Interrupt Enable, CA3IE         36           Capture 3 Interrupt Flag bit, CA3IF         38           Capture 4 Interrupt Enable, CA4IE         36           Capture 4 Interrupt Flag bit, CA4IF         38
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         37           Mode         101           Overflow         102, 103           Capture 2         37           Capture 2 Interrupt         37           Capture 3 Interrupt         37           Capture 3 Interrupt         37           Capture 3 Interrupt         36           Capture 3 Interrupt         38           Capture 4 Interrupt         36           Capture 4 Interrupt         37           Capture 4 Interrupt         38           Capture 4 Interrupt         38           Capture 4 Interrupt         12           Mathematic Additionary 4         38           Capture 4         10           Capture 4         10           Capture 4         10
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         37           Mode         101           Overflow         102, 103           Capture 2         37           Capture 2 Interrupt         37           Capture 2 Interrupt         37           Capture 3 Interrupt Enable, CA3IE         36           Capture 3 Interrupt Flag bit, CA3IF         38           Capture 4 Interrupt Enable, CA4IE         36           Capture 4 Interrupt Flag bit, CA4IF         38           Carry (C)         11           Ceramic Resonators         17
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         37           Mode         101           Overflow         102, 103           Capture 2         37           Capture 2 Interrupt         37           Capture 2 Interrupt         37           Capture 3 Interrupt Enable, CA3IE         36           Capture 3 Interrupt Flag bit, CA3IF         38           Capture 4 Interrupt Enable, CA4IE         36           Capture 4 Interrupt Flag bit, CA4IF         38           Carry (C)         11           Ceramic Resonators         17           Circular Buffer         54
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         37           Mode         101           Overflow         102, 103           Capture 2         101           Overflow         102, 103           Capture 2 Interrupt         37           Capture 2 Interrupt         37           Capture 3 Interrupt Enable, CA3IE         36           Capture 3 Interrupt Flag bit, CA3IF         38           Capture 4 Interrupt Enable, CA4IE         36           Capture 4 Interrupt Flag bit, CA4IF         38           Carry (C)         11           Ceramic Resonators         17           Circular Buffer         54           CKE         134
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         37           Mode         101           Overflow         102, 103           Capture 2         101           Overflow         102, 103           Capture 2 Interrupt         37           Capture 2 Interrupt         37           Capture 3 Interrupt Enable, CA3IE         36           Capture 3 Interrupt Enable, CA3IF         38           Capture 4 Interrupt Enable, CA4IE         36           Capture 4 Interrupt Flag bit, CA4IF         38           Carry (C)         11           Ceramic Resonators         17           Circular Buffer         54           CKE         134           CKP         135
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         37           Mode         101           Overflow         102, 103           Capture 2         101           Overflow         102, 103           Capture 2 Interrupt         37           Capture 2 Interrupt         37           Capture 3 Interrupt Enable, CA3IE         36           Capture 3 Interrupt Flag bit, CA3IF         38           Capture 4 Interrupt Enable, CA4IE         36           Capture 4 Interrupt Flag bit, CA4IF         38           Carry (C)         11           Ceramic Resonators         17           Circular Buffer         54           CKE         134           CKP         135           Clearing the Prescaler         193
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         37           Mode         101           Overflow         102, 103           Capture 2         101           Overflow         102, 103           Capture 2         102, 103           Capture 2 Interrupt         37           Capture 3 Interrupt Enable, CA3IE         36           Capture 3 Interrupt Enable, CA3IF         38           Capture 4 Interrupt Enable, CA4IE         36           Capture 4 Interrupt Flag bit, CA4IF         38           Carry (C)         11           Ceramic Resonators         17           Circular Buffer         54           CKE         134           CKP         135           Clearing the Prescaler         193           Clock Polarity Select bit, CKP         135
Capture 1         101           Overflow         102, 103           Capture 1 Interrupt         37           Capture 2         37           Mode         101           Overflow         102, 103           Capture 2         101           Overflow         102, 103           Capture 2         102, 103           Capture 2 Interrupt         37           Capture 3 Interrupt Enable, CA3IE         36           Capture 3 Interrupt Enable, CA3IF         38           Capture 4 Interrupt Enable, CA4IE         36           Capture 4 Interrupt Flag bit, CA4IF         38           Carry (C)         11           Ceramic Resonators         17           Circular Buffer         54           CKE         134           CKP         135           Clearing the Prescaler         193           Clock Polarity Select bit, CKP         135           Clock/Instruction Cycle (Figure)         21
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         102, 103           Mode         101           Overflow         102, 103           Capture 2         102, 103           Capture 2 Interrupt         37           Capture 3 Interrupt Enable, CA3IE         36           Capture 3 Interrupt Flag bit, CA3IF         38           Capture 4 Interrupt Flag bit, CA4IF         36           Capture 4 Interrupt Flag bit, CA4IF         36           Carry (C)         11           Ceramic Resonators         17           Circular Buffer         54           CKE         134           CKP         135           Clearing the Prescaler         193           Clock Polarity Select bit, CKP         135           Clock/Instruction Cycle (Figure)         21           Clocking Scheme/Instruction Cycle         21
Capture 1         101           Overflow         102, 103           Capture 1 Interrupt         37           Capture 2         37           Mode         101           Overflow         102, 103           Capture 2         37           Capture 2 Interrupt         37           Capture 2 Interrupt         37           Capture 3 Interrupt Enable, CA3IE         36           Capture 3 Interrupt Enable, CA3IF         38           Capture 4 Interrupt Enable, CA4IE         36           Capture 4 Interrupt Enable, CA4IF         38           Carry (C)         11           Ceramic Resonators         17           Circular Buffer         54           CKE         134           CKP         135           Clearing the Prescaler         193           Clock Polarity Select bit, CKP         135           Clock/Instruction Cycle (Figure)         21           Clocking Scheme/Instruction Cycle         21           CLRF         207
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         37           Capture 2         101           Overflow         102, 103           Capture 2         102, 103           Capture 2         102, 103           Capture 2         104           Overflow         102, 103           Capture 2         104           Overflow         102, 103           Capture 2         Interrupt           Capture 3         Interrupt Enable, CA3IE           Capture 4         Interrupt Flag bit, CA3IF           Capture 4         Interrupt Enable, CA4IE           Capture 4         Interrupt Flag bit, CA4IF           Capture 4         Interrupt Flag bit, CA4IF           Carry (C)         11           Ceramic Resonators         17           Circular Buffer         54           CKE         134           CKP         135           Clock Polarity Select bit, CKP         135           Clock/Instruction Cycle (Figure)         21           Clocking Scheme/Instruction Cycle         21           Clocking Scheme/Instruction Cycle         21
Capture 1         101           Mode         102, 103           Capture 1 Interrupt         37           Capture 2         102, 103           Mode         101           Overflow         102, 103           Capture 2         101           Overflow         102, 103           Capture 2         101           Overflow         102, 103           Capture 2         1102, 103           Capture 2         1102, 103           Capture 3         Interrupt Enable, CA3IE           Capture 3         Interrupt Enable, CA3IF           Capture 4         Interrupt Flag bit, CA4IF           Capture 4         Interrupt Flag bit, CA4IF           Garry (C)         11           Ceramic Resonators         17           Circular Buffer         54           CKE         134           CKP         135           Clock Polarity Select bit, CKP         135           Clock/Instruction Cycle (Figure)         21           Clocking Scheme/Instruction Cycle         21           Clocking Scheme/Instruction Cycle         21           CLRWDT         208           Code Examples         207
Capture 1       Mode       101         Overflow       102, 103         Capture 1 Interrupt       37         Capture 2       101         Mode       101         Overflow       102, 103         Capture 2       101         Overflow       102, 103         Capture 2       101         Overflow       102, 103         Capture 2       1102, 103         Capture 3       Interrupt Enable, CA3IE         Capture 3       Interrupt Enable, CA3IF         Capture 4       Interrupt Flag bit, CA4IF         Capture 4       Interrupt Flag bit, CA4IF         Capture 4       Interrupt Flag bit, CA4IF         Garry (C)       11         Ceramic Resonators       17         Circular Buffer       54         CKE       134         CKP       135         Clock Polarity Select bit, CKP       135         Clock/Instruction Cycle (Figure)       21         Clock/Instruction Cycle (Figure)       21         Clocking Scheme/Instruction Cycle       21         CLRF       207         CLRWDT       208         Code Examples       104         Indirect Addres
Capture 1       101         Overflow       102, 103         Capture 1 Interrupt       37         Capture 2       37         Mode       101         Overflow       102, 103         Capture 2       101         Overflow       102, 103         Capture 2       37         Capture 2       37         Capture 2       37         Capture 3       102, 103         Capture 4       37         Capture 3       Interrupt Enable, CA3IE         Capture 4       Interrupt Flag bit, CA3IF         Capture 4       Interrupt Flag bit, CA4IE         Capture 4       Interrupt Flag bit, CA4IF         Carry (C)       11         Ceramic Resonators       17         Circular Buffer       54         CKE       134         CKP       135         Clock Polarity Select bit, CKP       135         Clock/Instruction Cycle (Figure)       21         Clocking Scheme/Instruction Cycle       21         CLRWDT       208         Code Examples       104         Indirect Addressing       55         Loading the SSPBUF register       138
Capture 1       Mode       101         Overflow       102, 103         Capture 1 Interrupt       37         Capture 2       Mode       101         Overflow       102, 103         Capture 2       101         Overflow       102, 103         Capture 2 Interrupt       37         Capture 3 Interrupt Enable, CA3IE       36         Capture 3 Interrupt Enable, CA3IF       38         Capture 4 Interrupt Enable, CA4IE       36         Capture 4 Interrupt Flag bit, CA4IF       38         Carry (C)       11         Ceramic Resonators       17         Circular Buffer       54         CKE       134         CKP       135         Clock Polarity Select bit, CKP       135         Clock/Instruction Cycle (Figure)       21         Clocking Scheme/Instruction Cycle       21         CLRF       207         CLRWDT       208         Code Examples       104         Indirect Addressing       55         Loading the SSPBUF register       138         Saving Status and WREG in RAM       42
Capture 1         101           Overflow         102, 103           Capture 1 Interrupt         37           Capture 2         37           Mode         101           Overflow         102, 103           Capture 2         37           Capture 2 Interrupt         37           Capture 2 Interrupt         37           Capture 3 Interrupt Enable, CA3IE         36           Capture 3 Interrupt Flag bit, CA3IF         38           Capture 4 Interrupt Enable, CA4IE         36           Capture 4 Interrupt Flag bit, CA4IF         38           Carry (C)         11           Ceramic Resonators         17           Circular Buffer         54           CKE         134           CKP         135           Clock Polarity Select bit, CKP         135           Clock/Instruction Cycle (Figure)         21           Clock/Instruction Cycle (Figure)         21           Clocking Scheme/Instruction Cycle         21           CLRF         207           CLRWDT         208           Code Examples         104           Indirect Addressing         55           Loading the SSPBUF register         138
Capture 1       101         Overflow       102, 103         Capture 1 Interrupt       37         Capture 2       37         Mode       101         Overflow       102, 103         Capture 2       37         Capture 2 Interrupt       37         Capture 3 Interrupt Enable, CA3IE       36         Capture 3 Interrupt Enable, CA3IF       38         Capture 4 Interrupt Enable, CA4IE       36         Capture 4 Interrupt Flag bit, CA4IF       38         Carry (C)       11         Ceramic Resonators       17         Circular Buffer       54         CKE       134         CKP       135         Clock Polarity Select bit, CKP       135         Clocking Scheme/Instruction Cycle       21         Clocking Scheme/Instruction Cycle       21         Clark DT       208         Code Examples       103         Indirect Addressing       55         Loading the SSPBUF register       138         Saving Status and WREG in RAM       42         Table Read       64         Table Write       62
Capture 1         101           Overflow         102, 103           Capture 1 Interrupt         37           Capture 2         37           Mode         101           Overflow         102, 103           Capture 2         37           Capture 2 Interrupt         37           Capture 2 Interrupt         37           Capture 3 Interrupt Enable, CA3IE         36           Capture 3 Interrupt Flag bit, CA3IF         38           Capture 4 Interrupt Enable, CA4IE         36           Capture 4 Interrupt Flag bit, CA4IF         38           Carry (C)         11           Ceramic Resonators         17           Circular Buffer         54           CKE         134           CKP         135           Clock Polarity Select bit, CKP         135           Clock/Instruction Cycle (Figure)         21           Clock/Instruction Cycle (Figure)         21           Clocking Scheme/Instruction Cycle         21           CLRF         207           CLRWDT         208           Code Examples         104           Indirect Addressing         55           Loading the SSPBUF register         138

Configuration	
Bits	
Locations	192
Oscillator1	7, 192
Word	191
CPFSEQ	209
CPFSGT	209
CPFSLT	
CPUSTA	
Crystal Operation, Overtone Crystals	
Crystal or Ceramic Resonator Operation	
Crystal Oscillator	17
D	
D/Ā	134
Data Memory	
GPR	43, 46
Indirect Addressing	54
Organization	
SFR	
Data Memory Banking	
Data/Address bit, D/A	
DAW	
DC	, -
DDRB	,
DDRC	,
DDRD	
DDRE	,
DDRF	49
DDRG	49
DECF	211
DECFSNZ	212
DECFSZ	
Delay From External Clock Edge	
Digit Borrow	
Digit Carry (DC)	
Duty Cycle	107
E	
Electrical Characteristics	
PIC17C752/756	
Absolute Maximum Ratings	239
Capture Timing	253
CLKOUT and I/O Timing	250
DC Characteristics	242
External Clock Timing	
Memory Interface Read Timing	
Memory Interface Write Timing	
Parameter Measurement Information	
Reset, Watchdog Timer, Oscillator Start-up	240
<b>e</b> 1	054
Timer and Power-up Timer Timing	
Timer0 Clock Timing	
Timer1, Timer2 and Timer3 Clock Timing	
Timing Parameter Symbology	
USART Module Synchronous Receive Timin	g. 261
USART Module Synchronous Transmission	
Timing	260
EPROM Memory Access Time Order Suffix	45
Errata	
Extended Microcontroller	
Extended Microcontroller Mode	
External Memory Interface	
External Program Memory Waveforms	
External royant wentury waveloning	40

R	
R/W	
R/W bit	145
R/W bit	145
RA1/T0CKI pin	
RBIE	
<u>RBIF</u>	
RBPU	
RC Oscillator	
RC Oscillator Frequencies	
RC1IE	
RC1IF	÷ · · · · · ·
RC2IE	
RC2IF	
RCE, Receive Enable bit, RCE	
RCREG	
RCREG1	,
RCREG2	
RCSTA	, ,
RCSTA1	,
	, -
Read/Write bit, R/W	
Reading 16-bit Value	
Receive Overflow Indicator bit, SSPOV	
Receive Status and Control Register	
Register File Map	
ADCON0	40
ADCONU	
ADRESH	•••••
ADRESH	
AURESL	
BRG	, ,
BSR	
CA2H	,
CA2L	
CA3H	
CA3L	
CA4H	
CA4L	
CPUSTA	
DDRB	,
DDRC	
DDRD	
DDRE	
DDRF	
DDRG	
FSR0	
FSR1	- ) -
INDF0	
INDF1	,
INSTA	
INTSTA	
PCL	
PCLATH	-
PIE1	,
PIE2	,
PIR1	- , -
PIR2	,
PORTA	
PORTB	-
PORTC	
PORTD	
PORTE	-
PORTF	
PORTG	

PR14	19
PR24	19
PR3H/CA1H4	19
PR3L/CA1L	19
PRODH	50
PRODL	
PW1DCH	
PW1DCL	-
PW2/DCL	
PW2DCH	
PW3DCH	
PW3DCL	
RCREG14 RCREG2	
RCSTA1	-
RCSTA2	-
SPBRG1	-
SPBRG2	-
SSPADD	
SSPBUF	50
SSPCON15	
SSPCON25	50
SSPSTAT 50, 13	34
T0STA 48, 53, 9	97
TBLPTRH4	
TBLPTRL	
TCON1 49, 10	
TCON2	
TCON3 50, 10	
TMR0H	
TMR1	-
TMR3H	
	τυ.
TMR3I 4	19
TMR3L	-
TMR3L	18
TXREG1	18 19
TXREG1	18 19 18
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 4	18 19 18 19
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       2	18 19 18 19 19 18
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       TMROL	18 19 18 19 19 18
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       TMR0L         Reset       2	18 19 18 19 18 19
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       2         Section       2	18 19 18 19 18 19 18 18 18
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       2         Section       2         Status Bits and Their Significance       2	18 19 18 19 18 19 18 18 18 18 23 25
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       2         Section       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2	18 19 18 19 18 19 18 19 18 18 23 25 25
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       2         Section       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2	18 19 18 19 18 19 18 19 18 19 18 19 18 25 25 25 25
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         Restart Condition Enabled bit, RSE       13	18 19 18 19 18 19 18 19 18 18 18 23 25 25 25 36
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         Restart Condition Enabled bit, RSE       13         RETFIE       22	18 19 18 19 18 19 18 19 18 18 25 25 25 25 25 25 25 25 25 25 25 25 25
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETLW       22	18         19         18         19         18         19         18         18         23         25         26         21
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETLW       22         RETURN       22	18         19         18         19         18         19         18         18         23         25         26         21         22
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETLW       22         RETURN       22         RLCF       22	18         19         18         19         18         19         18         19         18         23         25         26         21         22         22         23         24         25         26         21         22
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETLW       22         RETURN       22         RLOF       22         RLNOF       22	18         18         19         18         19         18         19         18         19         18         19         18         19         18         18         25         25         26         21         22         23
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETLW       22         RETURN       22         RLCF       22	18         18         19         18         19         18         19         18         19         18         19         18         23         25         26         21         22         23         23
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         TMROL       2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETURN       22         RLOF       22         RROF       22         RRNOF       22         RSE       13	18         18         19         18         19         18         25         25         26         21         22         23         24         36
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETURN       22         RLCF       22         RLCF       22         RRCF       22         RRNCF       22	18         18         19         18         19         18         25         25         26         21         22         23         24         36
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         TMROL       2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETURN       22         REUF       22         RECF       22         RRCF       22         RRCF       22         RSE       13         RX Pin Sampling Scheme       12	18       19       18       19       18       19       18       19       18       19       18       19       18       19       18       19       18       19       18       19       18       19       18       19       18       19       19       19       19       10 <td< td=""></td<>
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         TMROL       2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETURN       22         RETURN       22         RECF       22         RRCF       22         RRCF       22         RSE       13         RX Pin Sampling Scheme       12         S       13	18       19       18       19         18       19       18       19         18       19       18       19         18       19       19       10         18       19       19       10         18       19       10       10         18       19       10       10         19       10       10       10         19       10       10       10         19       10       10       10         10       10       10       10         10       10       10       10         10       10       10       10         10       10       10       10         10       10       10       10         10       10       10       10         10       10       10       10         10       10       10       10         10       10       10       10         10       10       10       10         10       10       10       10         10       10       10       10         10
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETURN       22         RECF       22         RECF       22         RRCF       22         RRCF       22         RSE       13         RX Pin Sampling Scheme       12         S       13         SAE       13	18       19         19       10         19       10         19       10         19       10         19       10         10       10         10       10         10       10         10       10         10       10         10       10         10       10         10       10         10       10         10       10         10       10
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Regsters       39, 2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETURN       22         RETURN       22         RECF       22         RRCF       22         RRCF       22         RSE       13         RX Pin Sampling Scheme       12         S       13         SAE       13         Sampling       14	18       18 <td< td=""></td<>
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Reset       39, 2         Section       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         RETFIE       22         RETURN       22         RETURN       22         RECF       22         RLCF       22         RRCF       22         RRCF       22         RSE       13         SXP in Sampling Scheme       12         S       13         SAE       13         SAE       13         Sampling       12         Saving STATUS and WREG in RAM       2	18       18 <td< td=""></td<>
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Regsters       39, 2         Reset       2         Section       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETURN       22         RETURN       22         RECF       22         RRCF       22         RRCF       22         RSE       13         SAE       13         SAE       13         SAE       13         SAE       13         Sampling       12         Saving STATUS and WREG in RAM       24	18       18 <td< td=""></td<>
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Regsters       39, 2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETURN       22         RETURN       22         RECF       22         RRCF       22         RRCF       22         RSE       13         RX Pin Sampling Scheme       12         S       13         SAE       13         SAE       13         SAE       13         Sampling       12         Saving STATUS and WREG in RAM       2         SCL       14	18       18 <td< td=""></td<>
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Regsters       39, 2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETURN       22         RETURN       22         RECF       22         RRCF       22         RRCF       22         RSE       13         RX Pin Sampling Scheme       12         S       13         SAE       13         SAE       13         SAE       13         Sampling       12         Saving STATUS and WREG in RAM       2         SCK       13         SDA       14	189       1
TXREG1       2         TXREG2       2         TXSTA1       2         TXSTA2       2         WREG       39, 2         Regsters       39, 2         Regsters       39, 2         Reset       2         Status Bits and Their Significance       2         Time-Out in Various Situations       2         Time-Out Sequence       2         Restart Condition Enabled bit, RSE       13         RETFIE       22         RETURN       22         RETURN       22         RECF       22         RRCF       22         RRCF       22         RSE       13         RX Pin Sampling Scheme       12         S       13         SAE       13         SAE       13         SAE       13         Sampling       12         Saving STATUS and WREG in RAM       2         SCL       14	189       189       189       180       222       223       246       52       144       44       44       44       44       44       44       44       44       44       44       44       44       44

# **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events