



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Detuils	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	32KB (16K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	902 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c766t-33-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 3-1:	PINC	DUT DE	SCRIP	TIONS	(CON	TINUE	D)	
	F	PIC17C7	5X	PIC17	7C76X			
Name	DIP No.	PLCC No.	TQFP No.	PLCC No.	QFP No.	I/O/P Type	Buffer Type	Description
								PORTC is a bi-directional I/O Port.
RC0/AD0	2	3	58	3	72	I/O	TTL	This is also the least significant byte (LSB) of
RC1/AD1	63	67	55	83	69	I/O	TTL	the 16-bit wide system bus in Microprocessor
RC2/AD2	62	66	54	82	68	I/O	TTL	mode or Extended Microcontroller mode. In
RC3/AD3	61	65	53	81	67	I/O	TTL	multiplexed system bus configuration, these pins are address output as well as data input of
RC4/AD4	60	64	52	80	66	I/O	TTL	output.
RC5/AD5	58	63	51	79	65	I/O	TTL	
RC6/AD6	58	62	50	78	64	I/O	TTL	
RC7/AD7	57	61	49	77	63	I/O	TTL	
								PORTD is a bi-directional I/O Port.
RD0/AD8	10	11	2	15	4	I/O	TTL	This is also the most significant byte (MSB) of
RD1/AD9	9	10	1	14	3	I/O	TTL	the 16-bit system bus in Microprocessor mode
RD2/AD10	8	9	64	9	78	I/O	TTL	or Extended Microcontroller mode. In multi-
RD3/AD11	7	8	63	8	77	I/O	TTL	plexed system bus configuration, these pins an address output as well as data input or output.
RD4/AD12	6	7	62	7	76	I/O	TTL	
RD5/AD13	5	6	61	6	75	I/O	TTL	
RD6/AD14	4	5	60	5	74	I/O	TTL	
RD7/AD15	3	4	59	4	73	I/O	TTL	
								PORTE is a bi-directional I/O Port.
RE0/ALE	11	12	3	16	5	I/O	TTL	In Microprocessor mode or Extended Microcor troller mode, RE0 is the Address Latch Enable (ALE) output. Address should be latched on the falling edge of ALE output.
RE1/OE	12	13	4	17	6	I/O	TTL	In Microprocessor or Extended Microcontroller mode, RE1 is the Output Enable (OE) control output (active low).
RE2/WR	13	14	5	18	7	I/O	TTL	In Microprocessor or Extended Microcontroller mode, RE2 is the Write Enable (WR) control output (active low).
RE3/CAP4	14	15	6	19	8	I/O	ST	RE3 can also be the Capture4 input pin.
								PORTF is a bi-directional I/O Port.
RF0/AN4	26	28	18	36	24	I/O	ST	RF0 can also be analog input 4.
RF1/AN5	25	27	17	35	23	I/O	ST	RF1 can also be analog input 5.
RF2/AN6	24	26	16	30	18	I/O	ST	RF2 can also be analog input 6.
RF3/AN7	23	25	15	29	17	I/O	ST	RF3 can also be analog input 7.
RF4/AN8	22	24	14	28	16	I/O	ST	RF4 can also be analog input 8.
RF5/AN9	21	23	13	27	15	I/O	ST	RF5 can also be analog input 9.
RF6/AN10	20	22	12	26	14	I/O	ST	RF6 can also be analog input 10.
RF7/AN11	19	21	11	25	13	I/O	ST	RF7 can also be analog input 11.

TABLE 3-1: PINOUT DESCRIPTIONS (CONTINUED)

Legend: I = Input only; O = Output only; I/O = Inp P = Power; — = Not Used; TTL = T

I/O = Input/Output; TTL = TTL input;

ST = Schmitt Trigger input

Note 1: The output is only available by the peripheral operation.2: Open drain input/output pin. Pin forced to input upon any device RESET.

## 6.3 Peripheral Interrupt Request Register1 (PIR1) and Register2 (PIR2)

These registers contains the individual flag bits for the peripheral interrupts.

Note: These bits will be set by the specified condition, even if the corresponding interrupt enable bit is cleared (interrupt disabled), or the GLINTD bit is set (all interrupts disabled). Before enabling an interrupt, the user may wish to clear the interrupt flag to ensure that the program does not immediately branch to the peripheral Interrupt Service Routine.

#### REGISTER 6-4: PIR1 REGISTER (ADDRESS: 16h, BANK 1)

	R/W-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R-0			
	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF			
	bit 7							bit 0			
bit 7	<b>RBIF</b> : PORTB Interrupt-on-Change Flag bit 1 = One of the PORTB inputs changed (software must end the mismatch condition) 0 = None of the PORTB inputs have changed										
bit 6		MR3 Interrup	•	Ũ							
	1 = TMR3	<u>1 is enabled (</u> overflowed did not overf		<u>1):</u>							
	1 = TMR3	value has no	led over to C	000h from e		period register the period regi					
bit 5	1 = TMR2		led over to C			period register the period regi					
bit 4	TMR1IF: T	MR1 Interrup	ot Flag bit								
	1 = TMR1		led over to C			period register the period regi					
	1 = TMR2: value		has rolled or	ver to 0000h		ing the period r alling the period					
	value		nas not rolled		onnomequ	alling the period	u legistei (r	- NZ.F N I)			
bit 3	1 = Captur	pture2 Interro re event occu re event did n	rred on RB1		in						
bit 2	1 = Captur	pture1 Interro re event occu re event did n	rred on RB0		in						
bit 1	1 = USAR	ART1 Transr T1 Transmit b T1 Transmit b	ouffer is emp		e controlled	by hardware)					
bit 0	1 = USAR	SART1 Receiv T1 Receive b T1 Receive b	uffer is full	<b>0</b> (	e controlled	by hardware)					
	Legend:							]			
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented bit,	read as '0'	,			

'1' = Bit is set

- n = Value at POR Reset

x = Bit is unknown

'0' = Bit is cleared

# 7.7 Program Counter Module

The Program Counter (PC) is a 16-bit register. PCL, the low byte of the PC, is mapped in the data memory. PCL is readable and writable just as is any other register. PCH is the high byte of the PC and is not directly addressable. Since PCH is not mapped in data or program memory, an 8-bit register PCLATH (PC high latch) is used as a holding latch for the high byte of the PC. PCLATH is mapped into data memory. The user can read or write PCH through PCLATH.

The 16-bit wide PC is incremented after each instruction fetch during Q1 unless:

- Modified by a GOTO, CALL, LCALL, RETURN, RETLW, or RETFIE instruction
- · Modified by an interrupt response
- Due to destination write to PCL by an instruction

"Skips" are equivalent to a forced NOP cycle at the skipped address.

Figure 7-7 and Figure 7-8 show the operation of the program counter for various situations.

#### FIGURE 7-7: PROGRAM COUNTER OPERATION



#### FIGURE 7-8: PROGRAM COUNTER USING THE CALL AND GOTO INSTRUCTIONS



Using Figure 7-7, the operations of the PC and PCLATH for different instructions are as follows:

- a) <u>LCALL instructions</u>: An 8-bit destination address is provided in the instruction (opcode). PCLATH is unchanged. PCLATH → PCH Opcode<7:0> → PCL
- b) Read instructions on PCL: Any instruction that reads PCL. PCL  $\rightarrow$  data bus  $\rightarrow$  ALU or destination PCH  $\rightarrow$  PCLATH
- c) Write instructions on PCL: Any instruction that writes to PCL.
   8-bit data → data bus → PCL PCLATH → PCH
- d) <u>Read-Modify-Write instructions on PCL:</u> Any instruction that does a read-write-modify operation on PCL, such as ADDWF PCL. Read: PCL → data bus → ALU Write: 8-bit result → data bus → PCL
- PCLATH  $\rightarrow$  PCH e) <u>RETURN instruction:</u> Stack<MRU>  $\rightarrow$  PC<15:0>

Using Figure 7-8, the operation of the PC and PCLATH for GOTO and CALL instructions is as follows:

CALL, GOTO instructions: A 13-bit destination address is provided in the instruction (opcode). Opcode<12:0>  $\rightarrow$  PC<12:0> PC<15:13>  $\rightarrow$  PCLATH<7:5> Opcode<12:8>  $\rightarrow$  PCLATH<4:0>

The read-modify-write only affects the PCL with the result. PCH is loaded with the value in the PCLATH. For example, ADDWF PCL will result in a jump within the current page. If PC = 03F0h, WREG = 30h and PCLATH = 03h before instruction, PC = 0320h after the instruction. To accomplish a true 16-bit computed jump, the user needs to compute the 16-bit destination address, write the high byte to PCLATH and then write the low value to PCL.

The following PC related operations do not change PCLATH:

- a) LCALL, RETLW, and RETFIE instructions.
- b) Interrupt vector is forced onto the PC.
- c) Read-modify-write instructions on PCL (e.g. BSF PCL).

#### TABLE 10-7: PORTD FUNCTIONS

Name	Bit	Buffer Type	Function
RD0/AD8	bit0	TTL	Input/output or system bus address/data pin.
RD1/AD9	bit1	TTL	Input/output or system bus address/data pin.
RD2/AD10	bit2	TTL	Input/output or system bus address/data pin.
RD3/AD11	bit3	TTL	Input/output or system bus address/data pin.
RD4/AD12	bit4	TTL	Input/output or system bus address/data pin.
RD5/AD13	bit5	TTL	Input/output or system bus address/data pin.
RD6/AD14	bit6	TTL	Input/output or system bus address/data pin.
RD7/AD15	bit7	TTL	Input/output or system bus address/data pin.

Legend: TTL = TTL input

#### TABLE 10-8: REGISTERS/BITS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT	
13h, Bank 1	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	xxxx xxxx	uuuu uuuu	
12h, Bank 1	DDRD	Data Dir	ection Reg	1111 1111	1111 1111							

Legend: x = unknown, u = unchanged

# 13.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C7XX has a wealth of timers and time based functions to ease the implementation of control applications. These time base functions include three PWM outputs and four Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with an 8-bit period register (PR1 and PR2, respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal FOSC/4 clock), or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer/counter. These timers are also used as the time base for the PWM (Pulse Width Modulation) modules.

Timer3 is a 16-bit timer/counter which uses the TMR3H and TMR3L registers. Timer3 also has two additional registers (PR3H/CA1H:PR3L/CA1L) that are configurable as a 16-bit period register or a 16-bit capture register. TMR3 can be software configured to increment from the internal system clock (FOSC/4), or from an external signal on the RB5/TCLK3 pin. Timer3 is the time base for all of the 16-bit captures.

Six other registers comprise the Capture2, Capture3, and Capture4 registers (CA2H:CA2L, CA3H:CA3L, and CA4H:CA4L).

Figure 13-1, Figure 13-2 and Figure 13-3 are the control registers for the operation of Timer1, Timer2 and Timer3, as well as PWM1, PWM2, PWM3, Capture1, Capture2, Capture3 and Capture4.

Table 13-1 shows the Timer resource requirements for these time base functions. Each timer is an open resource so that multiple functions may operate with it.

#### TABLE 13-1: TIME-BASE FUNCTION/ RESOURCE REQUIREMENTS

Time Base Function	Timer Resource
PWM1	Timer1
PWM2	Timer1 or Timer2
PWM3	Timer1 or Timer2
Capture1	Timer3
Capture2	Timer3
Capture3	Timer3
Capture4	Timer3

## REGISTER 13-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS
bit 7							bit 0
•	•	• •					
			dae				
CA1ED1:0	<b>CA1ED0</b> : Ca	pture1 Mode	e Select bits				
•	•	• •	dae				
•	•	•	•				
T16: Time	r2:Timer1 Mo	de Select b	it				
					2 nin		
				ND5/TOLN	, pin		
TMR2CS:	Timer2 Cloc	k Source Se	lect bit				
				RB4/TCLK1	2 pin		
0 = TMR2	increments of	off the intern	al clock				
					. ·		
				RB4/TCLK1	2 pin		
5 – HWIXI							
Legend:							
•	ble bit	W = M	/ritable bit	U = Unin	nplemented h	hit read as '0	),
						,	
	CA2ED1 bit 7 CA2ED1:C 00 = Capti 01 = Capti 10 = Capti 11 = Capti 00 = Capti 01 = Capti 01 = Capti 10 = Capti 10 = Capti 11 = Time2 0 = Time2 0 = TMR3 0 = TMR3 1 = TMR1 0 = TMR1	CA2ED1CA2ED0bit 7CA2ED1:CA2ED0: Ca0 = Capture on every0 = Capture on every1 = Capture on everyCA1ED1:CA1ED0: Ca00 = Capture on every01 = Capture on every01 = Capture on every01 = Capture on every01 = Capture on every10 = Capture on every11 = Capture and Timer1TMR3 increments of0 = TMR2 increments of0 = TMR1 increments of<	CA2ED1       CA2ED0       CA1ED1         bit 7         CA2ED1:CA2ED0: Capture2 Mode         0 = Capture on every falling edge         0 = Capture on every falling edge         0 = Capture on every 4th rising edge         0 = Capture on every 16th rising edge         0 = Capture on every 16th rising edge         0 = Capture on every falling edge         0 = Capture on every 16th rising edge         0 = Capture on every 16th rising edge         1 = Timer2 and Timer1 form a 16-b         0 = Timer2 and Timer1 are two 8-b         TMR3 increments off the falling         0 = TMR3 increments off the falling         0 = TMR2 increments off the intern         TMR1 increments off the falling         0 = TMR1	CA2ED1CA2ED0CA1ED1CA1ED0bit 7CA2ED1:CA2ED0: Capture2 Mode Select bits00 = Capture on every falling edge01 = Capture on every falling edge10 = Capture on every 4th rising edge11 = Capture on every 16th rising edgeCA1ED1:CA1ED0: Capture1 Mode Select bits00 = Capture on every falling edge01 = Capture on every falling edge01 = Capture on every falling edge01 = Capture on every falling edge11 = Capture on every falling edge11 = Capture on every falling edge11 = Capture on every 16th rising edge11 = Timer2 and Timer1 form a 16-bit timer0 = Timer2 and Timer1 are two 8-bit timersTMR3CS: Timer3 Clock Source Select bit1 = TMR3 increments off the falling edge of the0 = TMR2 increments off the falling edge of the0 = TMR1 increments off the falling edge of the0 = TMR1 increments off the falling edge of the0 = TMR1 increments off the internal clockLegend:R = Readable bitW = Writable bit	CA2ED1       CA2ED0       CA1ED1       CA1ED0       T16         bit 7         CA2ED1:CA2ED0: Capture2 Mode Select bits         00 = Capture on every falling edge         01 = Capture on every rising edge         10 = Capture on every 16th rising edge         11 = Capture on every 16th rising edge         01 = Capture on every 16th rising edge         01 = Capture on every falling edge         11 = Capture on every falling edge         11 = Capture on every falling edge         11 = Capture on every 16th rising edge         11 = Capture on every 16th rising edge         11 = Capture on every 16th rising edge         11 = Timer2 and Timer1 form a 16-bit timer         0 = Timer2 and Timer1 are two 8-bit timers         TMR3CS: Timer3 Clock Source Select bit         1 = TMR3 increments off the falling edge of the RB5/TCLK3         0 = TMR3 increments off the falling edge of the RB4/TCLK1         0 = TMR2 increments off the falling edge of the RB4/TCLK1         0 = TMR2 increments off the falling edge of the RB4/TCLK1         0 = TMR1 increments off the falling edge of the RB4/TCLK1         0 = TMR1 increments off the internal clock         <	CA2ED1       CA2ED0       CA1ED1       CA1ED0       T16       TMR3CS         bit 7         CA2ED0: Capture2 Mode Select bits         00 = Capture on every falling edge         01 = Capture on every falling edge         02 = Capture on every falling edge         03 = Capture on every falling edge         04 = Capture on every 16th rising edge         05 = Capture on every 16th rising edge         06 = Capture on every falling edge         01 = Capture on every falling edge         11 = Timer2 and Timer1 form a 16-bit timer         0 = Timer2 and Timer1 are two 8-bit timers         TMR3CS: Timer3 Clock Source Select bit         1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin         0 = TMR2 increments off the falling edge of the RB4/TCLK12 pin         0 = TMR1 increments off the falling edge of the RB4/TCLK12 pin	CA2ED1       CA2ED0       CA1ED1       CA1ED0       T16       TMR3CS       TMR2CS         bit 7         CA2ED1:CA2ED0: Capture2 Mode Select bits         00 = Capture on every falling edge         01 = Capture on every falling edge         02 = Capture on every 16th rising edge         03 = Capture on every 16th rising edge         04 = Capture on every 16th rising edge         05 = Capture on every 16th rising edge         04 = Capture on every 16th rising edge         05 = Capture on every falling edge         04 = Capture on every falling edge         05 = Capture on every 16th rising edge         06 = Capture on every 16th rising edge         11 = Capture on every 16th rising edge of the RB5/TCLK3 pin         0 = TMR3 increments off the falling edge of the RB5/TCLK3 pin         0 = TMR2 increments off the falling edge of the RB4/TCLK12 pin         0 = TMR2 increments off the internal clock         TMR1 increments off the falling edge of the RB4/TCLK12 pin         0 = TMR1 increments off the falling edge of the RB4/TCLK12 pin         0 = TMR1 inc

	U-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
		CA40VF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON			
	bit 7							bit 0			
bit 7	Unimplen	nented: Rea	d as '0'								
bit 6	<b>CA4OVF</b> : Capture4 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA4H:CA4L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture4 registers 0 = No overflow occurred on Capture4 registers										
bit 5	<ul> <li>CA3OVF: Capture3 Overflow Status bit</li> <li>This bit indicates that the capture value had not been read from the capture register pai (CA3H:CA3L) before the next capture event occurred. The capture register retains the oldes unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes).</li> <li>1 = Overflow occurred on Capture3 registers</li> <li>0 = No overflow occurred on Capture3 registers</li> </ul>										
bit 4-3	<b>CA4ED1:0</b> 00 = Capt 01 = Capt 10 = Capt	<b>CA4ED0</b> : Ca ure on every ure on every ure on every	apture4 Mode falling edge	e Select bits dge							
bit 2-1	00 = Capt 01 = Capt 10 = Capt	ure on every ure on every ure on every	falling edge	dge							
bit 0	1 = PWM3		(the RG5/PV			of the DDRC the DDRG<5		a direction)			
	Legend:										

'1' = Bit is set

'0' = Bit is cleared

# REGISTER 13-3: TCON3 REGISTER (ADDRESS: 16h, BANK 7)

- n = Value at POR Reset

x = Bit is unknown

#### 13.1.3 USING PULSE WIDTH MODULATION (PWM) OUTPUTS WITH TIMER1 AND TIMER2

Three high speed pulse width modulation (PWM) outputs are provided. The PWM1 output uses Timer1 as its time base, while PWM2 and PWM3 may independently be software configured to use either Timer1 or Timer2 as the time base. The PWM outputs are on the RB2/PWM1, RB3/PWM2 and RG5/PWM3 pins.

Each PWM output has a maximum resolution of 10bits. At 10-bit resolution, the PWM output frequency is 32.2 kHz (@ 32 MHz clock) and at 8-bit resolution the PWM output frequency is 128.9 kHz. The duty cycle of the output can vary from 0% to 100%.

Figure 13-3 shows a simplified block diagram of a PWM module.

The duty cycle registers are double buffered for glitch free operation. Figure 13-4 shows how a glitch could occur if the duty cycle registers were not double buffered.

The user needs to set the PWM1ON bit (TCON2<4>) to enable the PWM1 output. When the PWM1ON bit is set, the RB2/PWM1 pin is configured as PWM1 output and forced as an output, irrespective of the data direction bit (DDRB<2>). When the PWM1ON bit is clear, the pin behaves as a port pin and its direction is controlled by its data direction bit (DDRB<2>). Similarly, the PWM2ON (TCON2<5>) bit controls the configuration of the RB3/PWM2 pin and the PWM3ON (TCON3<0>) bit controls the configuration of the RG5/PWM3 pin.

#### FIGURE 13-3: SIMPLIFIED PWM BLOCK DIAGRAM





#### 13.1.3.1 PWM Periods

The period of the PWM1 output is determined by Timer1 and its period register (PR1). The period of the PWM2 and PWM3 outputs can be individually software configured to use either Timer1 or Timer2 as the timebase. For PWM2, when TM2PW2 bit (PW2DCL<5>) is clear, the time base is determined by TMR1 and PR1 and when TM2PW2 is set, the time base is determined by Timer2 and PR2. For PWM3, when TM2PW3 bit (PW3DCL<5>) is clear, the time base is determined by TMR1 and PR1, and when TM2PW3 is set, the time base is determined by Timer2 and PR2.

Running two different PWM outputs on two different timers allows different PWM periods. Running all PWMs from Timer1 allows the best use of resources by freeing Timer2 to operate as an 8-bit timer. Timer1 and Timer2 cannot be used as a 16-bit timer if any PWM is being used.

The PWM periods can be calculated as follows:

period of PWM1 =  $[(PR1) + 1] \times 4TOSC$ 

period of PWM2 =  $[(PR1) + 1] \times 4TOSC$  or  $[(PR2) + 1] \times 4TOSC$ 

period of PWM3 = 
$$[(PR1) + 1] \times 4TOSC$$
 or  
 $[(PR2) + 1] \times 4TOSC$ 

The duty cycle of PWMx is determined by the 10-bit value DCx<9:0>. The upper 8-bits are from register PWxDCH and the lower 2-bits are from PWxDCL<7:6> (PWxDCH:PWxDCL<7:6>). Table 13-4 shows the maximum PWM frequency (FPWM), given the value in the period register.

The number of bits of resolution that the PWM can achieve depends on the operation frequency of the device as well as the PWM frequency (FPWM).

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log\left(2\right)} \quad \text{bits}$$

where: FPWM = 1 / period of PWM

The PWMx duty cycle is as follows:

PWMx Duty Cycle = (DCx) x TOSC

where DCx represents the 10-bit value from PWxDCH:PWxDCL.

If DCx = 0, then the duty cycle is zero. If PRx = PWxDCH, then the PWM output will be low for one to four Q-clocks (depending on the state of the PWxDCL<7:6> bits). For a duty cycle to be 100%, the PWxDCH value must be greater then the PRx value.

The duty cycle registers for both PWM outputs are double buffered. When the user writes to these registers, they are stored in master latches. When TMR1 (or TMR2) overflows and a new PWM period begins, the master latch values are transferred to the slave latches and the PWMx pin is forced high.

Note:	For PW1DCH, PW1DCL, PW2DCH,
	PW2DCL, PW3DCH and PW3DCL regis-
	ters, a write operation writes to the "master
	latches", while a read operation reads the
	"slave latches". As a result, the user may
	not read back what was just written to the
	duty cycle registers (until transferred to
	slave latch).

The user should also avoid any "read-modify-write" operations on the duty cycle registers, such as: ADDWF PW1DCH. This may cause duty cycle outputs that are unpredictable.

TABLE 13-4:	PWM FREQUENCY vs.
	<b>RESOLUTION AT 33 MHz</b>

PWM	Frequency (kHz)									
Frequency	32.2	64.5	90.66	128.9	515.6					
PRx Value	0xFF	0x7F	0x5A	0x3F	0x0F					
High Resolution	10-bit	9-bit	8.5-bit	8-bit	6-bit					
Standard Resolution	8-bit	7-bit	6.5-bit	6-bit	4-bit					

13.1.3.2 PWM INTERRUPTS

The PWM modules make use of the TMR1 and/or TMR2 interrupts. A timer interrupt is generated when TMR1 or TMR2 equals its period register and on the following increment is cleared to zero. This interrupt also marks the beginning of a PWM cycle. The user can write new duty cycle values before the timer rollover. The TMR1 interrupt is latched into the TMR1IF bit and the TMR2 interrupt is latched into the TMR2IF bit. These flags must be cleared in software.

FOSC = 33 MHz FOSC = 25 MHz FOSC = 20 MHz FOSC = 20 MHz FOSC = 16 MHz												
BAUD	FOSC	= 33 MHz	SPBRG	SPBRG			FOSC = 2	FOSC = 20 MHz SPBRG			6 MHz	SPBRG
RATE			VALUE			VALUE		**	VALUE		**	VALUE
(K)	KBAL		(DECIMAL)		RROR	(DECIMAL)		%ERROR	(DECIMAL)	KBAUD	%ERROR	(DECIMAL)
0.3	NA	. —	—	NA	-	_	NA	_	—	NA	_	_
1.2	NA	. —	—	NA	_	_	NA	_	_	NA	_	_
2.4	NA	. —	—	NA	_	_	NA	_	_	NA	_	_
9.6	NA	. —	—	NA	—	—	NA	—	—	NA	—	—
19.2	NA	. —	—	NA	—	—	19.53	+1.73	255	19.23	+0.16	207
76.8	77.1	0 +0.39	106	77.16 -	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	95.9	3 -0.07	85	96.15 -	-0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	294.6	64 -1.79	27	297.62	0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	485.2	29 -2.94	16	480.77	-3.85	12	500	0	9	500	0	7
HIGH	825	0 —	0	6250	_	0	5000	_	0	4000	_	0
LOW	32.2	2 —	255	24.41	_	255	19.53	—	255	15.625	—	255
5.41	15	Fosc = 10 MHz	Z	00000	Fosc	= 7.159 MHz		00000	Fosc = 5	.068 MHz		00000
BAU RAT				SPBRG VALUE				SPBRG VALUE				SPBRG VALUE
(K		KBAUD	%ERROR	(DECIMAL)	KB	AUD %	ERROR	(DECIMAL)	KBAUI	D %E	RROR	(DECIMAL)
0.3	3	NA			Ν	NA	_	_	NA			—
1.2	2	NA	—	_	Ν	NA	_	_	NA		_	_
2.4	4	NA	_	—	Ν	١A	_	—	NA		-	_
9.0	6	9.766	+1.73	255	9.	622	+0.23	185	9.6		0	131
19.	.2	19.23	+0.16	129	19	.24	+0.23	92	19.2		0	65
76.	.8	75.76	-1.36	32	77	.82	+1.32	22	79.2	+	3.13	15
96	6	96.15	+0.16	25	94	.20	-1.88	18	97.48	+	1.54	12
30	0	312.5	+4.17	7	29	98.3	-0.57	5	316.8	+	5.60	3
50	0	500	0	4	Ν	١A	_	—	NA		-	_
HIG	θH	2500	—	0	17	89.8	_	0	1267		_	0
LO	W	9.766	—	255	6.9	991	—	255	4.950		_	255
		Fosc = 3.579 M	IH7		Fosc	= 1 MHz			FOSC = 3	2.768 kHz		
BAU				SPBRG				SPBRG				SPBRG
RAT (K		KBAUD	%ERROR	VALUE (DECIMAL)	KB	AUD %	ERROR	VALUE (DECIMAL)	KBAU	D %E	RROR	VALUE (DECIMAL)
0.3	3	NA			N	NA	_		0.303	+	1.14	26
1.2		NA	_	_			+0.16	207	1.170		2.48	6
2.4		NA	_	_			+0.16	103	NA		_	
9.6		9.622	+0.23	92			+0.16	25	NA		_	_
19.		19.04	-0.83	46			+0.16	12	NA		_	_
76.		74.57	-2.90	10	-		+8.51	2	NA		_	_
96		99.43	_3.57	8		NA	_	_	NA		_	_
	-	00.10	_0.07	-	1 .							

TABLE 14-4:	BAUD RATES FOR SYNCHRONOUS MODE
-------------	---------------------------------

298.3

NA

894.9

3.496

-0.57

\_

\_

2

—

0

255

NA

NA

250

0.976

—

\_

\_

\_

\_

0

255

NA

NA

8.192

0.032

\_

\_

\_

\_

\_

\_

0

255

300

500

HIGH

LOW

# 14.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-tozero (NRZ) format (one START bit, eight or nine data bits, and one STOP bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock x64 of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The Asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The USART Asynchronous module consists of the following components:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

#### 14.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 14-1. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cvcle), the TXREG is empty and an interrupt bit, TXIF, is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit. TXIF will be set, regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG, the TRMT (TXSTA<1>) bit shows the status of the TSR.

TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

Note:	The TSR is not mapped in data memory,
	so it is not available to the user.

Transmission is enabled bv settina the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 14-3). The transmission can also be started by first loading TXREG and then setting TXEN. Normally, when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 14-4). Clearing TXEN during a transmission will cause the transmission to be aborted. This will reset the transmitter and the TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit value should be written to TX9D (TXSTA<0>). The ninth bit value must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).

Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 6. Load data to the TXREG register.
- 7. Enable the transmission by setting TXEN (starts transmission).

#### FIGURE 14-3: ASYNCHRONOUS MASTER TRANSMISSION



#### 14.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 14-2. The data comes in the RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at 16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG (if it is empty). If the transfer is complete, the interrupt bit, RCIF, is set. The actual interrupt can be enabled/ disabled by setting/clearing the RCIE bit. RCIF is a read only bit which is cleared by the hardware. It is cleared when RCREG has been read and is empty. RCREG is a double buffered register (i.e., it is a twodeep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR. On detection of the STOP bit of the third byte, if the RCREG is still full, then the overrun error bit, OERR (RCSTA<1>) will be set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software which is done by reset-

FIGURE 14-5: RX PIN SAMPLING SCHEME

ting the receive logic (CREN is set). If the OERR bit is set, transfers from the RSR to RCREG are inhibited, so it is essential to clear the OERR bit if it is set. The framing error bit FERR (RCSTA<2>) is set if a STOP bit is not detected.

Note: The FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received data. Therefore, it is essential for the user to read the RCSTA register before reading RCREG, in order not to lose the old FERR and RX9D information.

#### 14.2.3 SAMPLING

The data on the RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX/DT pin. The sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 14-5).

The x16 clock is a free running clock and the three sample points occur at a frequency of every 16 falling edges.



#### FIGURE 14-6: START BIT DETECT



#### 15.2.11 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or either half of a 10-bit address, is accomplished by simply writing a value to SSPBUF register. This action will set the buffer full flag (BF) and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time spec). SCL is held low for one baud rate generator roll over count (TBRG). Data should be valid before SCL is released high (see Data setup time spec). When the SCL pin is released high, it is held that way for TBRG, the data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA, allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs or if data was received properly. The status of ACK is read into the ACKDT on the falling edge of the ninth clock. If the master receives an acknowledge, the acknowledge status bit (AKSTAT) is cleared. If not, the bit is set. After the ninth clock, the SSPIF is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 15-26).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin, allowing the slave to respond with an acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 15.2.11.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

#### 15.2.11.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

#### 15.2.11.3 AKSTAT Status Flag

In Transmit mode, the AKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an acknowledge (ACK = 0) and is set when the slave does not acknowledge (ACK = 1). A slave sends an acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.





# 15.2.18.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to '0'. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0'). If, however, SDA is sampled high, then the BRG is reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If, however, SCL goes from high to low before the BRG times out and SDA has not already been asserted, then a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low, the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete (Figure 15-38).

#### FIGURE 15-38: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)



#### FIGURE 15-39: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



#### EXAMPLE 15-2: INTERFACING TO A 24LC01B SERIAL EEPROM (USING MPLAB C17)

```
void ACKPoll(void)
{
                                             // Send start bit
         StartI2C();
        IdleI2C();
                                            // Wait for idle condition
        WriteI2C(CONTROL);
                                            // Send control byte
        IdleI2C();
                                            // Wait for idle condition
         // Poll the ACK bit coming from the 24LC01B
         // Loop as long as the 24LC01B NACKs \,
        while (SSPCON2bits.ACKSTAT)
         {
                                         // Send a restart bit
                 RestartI2C();
                 IdleI2C(); // Wait for idle condition
WriteI2C(CONTROL); // Send control byte
IdleI2C(); // Wait for idle condition
         }
         IdleI2C();
                                            // Wait for idle condition
                                            // Send stop bit
         StopI2C();
         IdleI2C();
                                            // Wait for idle condition
         return;
}
```

# PIC17C7XX

BSF	BSF Bit Set f					
Synt	ax:	[ <i>label</i> ] BSF f,b				
Ope	rands:	$0 \le f \le 255$ $0 \le b \le 7$				
Ope	ration:	$1 \rightarrow (f < b >$	•)			
State	us Affected:	None				
Enco	oding:	1000	0bbb	ffff	ffff	
Des	cription:	Bit 'b' in reg	gister 'f' is	s set.		
Words: 1						
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3	Q4	
Decode Read register			Proce Dat		Write register 'f'	
Example: BSF FLAG_REG, 7						
	Before Instru FLAG_RI		:0A			
	After Instruct FLAG_RI		:8A			

BTF	SC	Bit Test,	skip if Cle	ear		
Synt	ntax: [label] BTFSC f,b					
Ope	rands:	ls: $0 \le f \le 255$ $0 \le b \le 7$				
Ope	ration:	skip if (f<ł	o>) = 0			
Statu	us Affected:	None				
Enco	oding:	1001	1bbb	ffff	ffff	
Desc	cription:	If bit 'b' in register 'f' is 0, then the next instruction is skipped. If bit 'b' is 0, then the next instruction fetched during the current instruction exe cution is discarded and a NOP is executed instead, making this a two-cycle instruction.				
Word	ds:	1				
Cycl	es:	1(2)				
QC	cle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proce Data		No peration	
lf ski	ip:					
	Q1	Q2	Q3		Q4	
	No operation	No operation	No operat	ion op	No peration	
<u>Exar</u>		operation HERE FALSE	operat	FLAG, 1		
	operation	operation HERE I FALSE TRUE Ction	operati BTFSC	FLAG,1		

CPF	Compare f with WREG, CPFSLT skip if f < WREG					
Synt	Syntax: [label] CPFSLT f					
Ope	rands:	nds: $0 \le f \le 255$				
Ope	ration:	(f) – (WREG), skip if (f) < (WREG) (unsigned comparison)				
State	us Affected:	d: None				
Enco	oding:	0011	0000 fff	f ffff		
Des	cription:	location 'f' to performing If the conten contents of instruction i executed in	Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If the contents of 'f' are less than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.			
Wor	ds:	1				
Cycl	es:	1 (2)				
QC	ycle Activity:					
	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process Data	No operation		
lf sk	ip:					
	Q1	Q2	Q3	Q4		
	No operation	No operation	No operation	No operation		
Example: HERE CPFSLT REG NLESS : LESS :						
Before Instruction PC = Address (HERE) W = ?						
	After Instruct If REG PC If REG PC	< WF = Ad ≥ WF	REG; dress (LESS) REG; dress (NLESS	)		

DAW Decimal Adjust WREG Regist					
Syntax:	[label] D	AW f,s			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ s \in [0,1] \end{array}$				
Operation:	If [ [WREG<7:4> > 9].OR.[C = 1] ].AND. [WREG<3:0> > 9] then WREG<7:4> + 7 $\rightarrow$ f<7:4>, s<7:4>;				
	If [WREG<7:4> > 9].OR.[C = 1] then WREG<7:4> + 6 $\rightarrow$ f<7:4>, s<7:4>; else WREG<7:4> $\rightarrow$ f<7:4>, s<7:4>;				
	then WREG<3:0 else	WREG<3:0> + 6→ f<3:0>, s<3:0>;			
Status Affected:	С				
Encoding:	0010	0010 111s ffff ffff			
Description:	DAW adjusts the eight-bit value in WREG, resulting from the earlier addi- tion of two variables (each in packed BCD format) and produces a correct packed BCD result. s = 0: Result is placed in Data memory location 'f' and WREG.				
	s = 1: Result is placed in Data memory location 'f'.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Process Data	re ar	Write gister 'f' nd other becified	

Example: DAW REG1, 0

Before Instr	uctio	n	
WREG	=	0xA5	
REG1	=	??	
С	=	0	
DC	=	0	
After Instruc	tion		
WREG	=	0x05	
REG1	=	0x05	
С	=	1	
DC	=	0	

TABLRD	Table Re	ead	
Example1:	TABLRD	1, 1,	REG ;
Before Instruc	ction		
REG		=	0x53
TBLATH		=	0xAA
TBLATL		=	0x55
TBLPTR		=	0xA356
MEMORY	(TBLPTR)	=	0x1234
After Instructi	on (table v	write co	
REG		=	0xAA
TBLATH		=	0x12
TBLATL		=	0x34
TBLPTR		=	0xA357
MEMORY	(TBLPTR)	=	0x5678
Example2:	TABLRD	0, 0,	REG ;
Before Instruc	ction		
REG		=	0x53
TBLATH		=	0xAA
TBLATL		=	0x55
TBLPTR		=	0xA356
MEMORY	(TBLPTR)	=	0x1234
After Instructi	on (table v	write co	
REG		=	0x55
TBLATH		=	0x12
TBLATL		=	0x34
TBLPTR		=	0xA356
MEMORY	(TBLPTR)	=	0x1234

TABLWT	Table Write					
Syntax:	[ label ] TABLWT t,i,f					
Operands:	$0 \le f \le 255$					
	ı ∈ [0,1] t ∈ [0,1]	$i \in [0,1]$				
Operation:	f = [0, 1]					
Operation.	$f \rightarrow TBLATL;$					
	If t = 1,					
	$f \rightarrow TBLATH;$ TBLAT $\rightarrow Prog Mem (TBLPTR)$					
	If $i = 1$ ,	,				
	TBLPTR + 1 $\rightarrow$ TBLPTR					
	If i = 0, TBLPTR is unchanged					
Status Affected	-					
Encoding:	1010 11ti ffff fff	FF				
Ũ	1. Load value in 'f' into 16-bit tab					
Description:	latch (TBLAT)	10				
	If $t = 1$ : load into high byte; If $t = 0$ : load into low byte					
	2. The contents of TBLAT are wri	it-				
	ten to the program memo	ry				
	location pointed to by TBLPTR If TBLPTR points to extern					
	program memory location, the					
	the instruction takes two-cycle.					
	the instruction takes two-cycle. If TBLPTR points to an intern	•				
	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then th instruction is terminated whe	al ne				
Note: The	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated whe an interrupt is received.	al ne en				
	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then th instruction is terminated whe	ne en				
volta m <u>en</u>	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated whe an interrupt is received. MCLR/VPP pin must be at the programm age for successful programming of inter nory.	ne en				
volta m <u>en</u> If Mo	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated whe an interrupt is received. MCLR/VPP pin must be at the programm age for successful programming of inter	al ne en in(				
volta m <u>en</u> If Mu the   will	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated when an interrupt is received. MCLR/VPP pin must be at the programming age for successful programming of inter- nory. CLR/VPP = VDD programming sequence of internal mem- be interrupted. A short write will occur	al ne en inc rna ory				
volta m <u>en</u> If M the will Tcy)	the instruction takes two-cycle. If TBLPTR points to an intern. EPROM location, then the instruction is terminated where an interrupt is received. MCLR/VPP pin must be at the programming age for successful programming of inter- nory. CLR/VPP = VDD programming sequence of internal mem	al ne en inc rna ory				
volta m <u>en</u> If M the will Tcy)	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then th instruction is terminated whe an interrupt is received. MCLR/VPP pin must be at the programm age for successful programming of inter nory. CLR/VPP = VDD programming sequence of internal mem be interrupted. A short write will occur i. The internal memory location will not cted. 3. The TBLPTR can be automat	· al ne ine inc rna				
volta m <u>en</u> If M the will Tcy)	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then th instruction is terminated whe an interrupt is received. MCLR/VPP pin must be at the programm age for successful programming of inter nory. CLR/VPP = VDD programming sequence of internal mem be interrupted. A short write will occur i. The internal memory location will not cted. 3. The TBLPTR can be automatically incremented	· al ne ine inc rna				
volta m <u>en</u> If M the will Tcy)	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then th instruction is terminated whe an interrupt is received. MCLR/VPP pin must be at the programm age for successful programming of inter nory. CLR/VPP = VDD programming sequence of internal mem be interrupted. A short write will occur i. The internal memory location will not cted. 3. The TBLPTR can be automat	· al ne ine inc rna				
volta m <u>en</u> If M the will Tcy)	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated when an interrupt is received. MCLR/VPP pin must be at the programming age for successful programming of inter- nory. CLR/VPP = VDD programming sequence of internal mem- be interrupted. A short write will occur be interrupted. A short write will occur cted. 3. The TBLPTR can be automatic cally incremented If i = 1; TBLPTR is not incremented If i = 0; TBLPTR is incremented	al ne na incory c (2 ti-				
volta men If Mu the will Tcy) affed	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated when an interrupt is received. MCLR/VPP pin must be at the programming age for successful programming of inter- nory. CLR/VPP = VDD programming sequence of internal mem- be interrupted. A short write will occur be interrupted. A short write will occur cted. 3. The TBLPTR can be automatic cally incremented If i = 1; TBLPTR is not incremented If i = 0; TBLPTR is incremented If i = 0; TBLPTR is incremented	al ne na ing na ory (2				
volta men If Mu the will Tcy) affed	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated when an interrupt is received. MCLR/VPP pin must be at the programming age for successful programming of inter- nory. CLR/VPP = VDD programming sequence of internal mem- be interrupted. A short write will occur be interrupted. A short write will occur cted. 3. The TBLPTR can be automati- cally incremented If i = 1; TBLPTR is not- incremented If i = 0; TBLPTR is incremented 1 2 (many if write is to on-chip	al ne na incory c (2 ti-				
volta m <u>en</u> If Mi the will Tcy) affed Words: Cycles:	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated when an interrupt is received. MCLR/VPP pin must be at the programming age for successful programming of inter- mory. CLR/VPP = VDD programming sequence of internal mem- be interrupted. A short write will occur be interrupted. A short write will occur teted. 3. The TBLPTR can be automati- cally incremented If i = 1; TBLPTR is not- incremented If i = 0; TBLPTR is incremented 1 2 (many if write is to on-chip EPROM program memory)	al ne na ing na ory (2				
volta men If Mi the will Tcy) affed Words: Cycles: Q Cycle Activity	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated when an interrupt is received. <u>MCLR/VPP pin must be at the programming</u> ge for successful programming of inter- nory. CLR/VPP = VDD programming sequence of internal mem- be interrupted. A short write will occur the internal memory location will not cted. 3. The TBLPTR can be automati- cally incremented If i = 1; TBLPTR is not incremented If i = 0; TBLPTR is incremented 1 2 (many if write is to on-chip EPROM program memory) y:	al ne na ing na ory (2				
volta men If Mu the will Tcy) affed Words: Cycles: Q Cycle Activity Q1	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated when an interrupt is received. MCLR/VPP pin must be at the programming age for successful programming of inter- nory. CLR/VPP = VDD programming sequence of internal mem- be interrupted. A short write will occur be interrupted. A short write will occur cted. 3. The TBLPTR can be automati- cally incremented If i = 1; TBLPTR is not- incremented If i = 0; TBLPTR is incremented If i = 0; TBLPTR is	al ne na ing na ory (2				
volta men If Mi the will Tcy) affed Words: Cycles: Q Cycle Activity	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated when an interrupt is received. MCLR/VPP pin must be at the programming age for successful programming of inter- nory. CLR/VPP = VDD programming sequence of internal mem- be interrupted. A short write will occur be interrupted. A short write will occur cted. 3. The TBLPTR can be automati- cally incremented If i = 1; TBLPTR is not- incremented If i = 0; TBLPTR is incremented If i = 0; TBLPTR is incremented 1 2 (many if write is to on-chip EPROM program memory) y: Q2 Q3 Q4 Read Process Write- register 'f' Data register	al ne ing rna or) c (2 be ti-				
volta men If Mu the will Tcy) affed Words: Cycles: Q Cycle Activity Q1	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated when an interrupt is received.MCLR/VPP pin must be at the programming age for successful programming of internory.CLR/VPP = VDD programming sequence of internal mem be interrupted. A short write will occur to the internal memory location will not cted.3.The TBLPTR can be automatically incremented If i = 1; TBLPTR is not incremented If i = 0; TBLPTR is incremented If i = 0; TBLPTR	al ne ing na ory (2 be ti-				
Volta men If Mu the will Tcy) affed Vords: Cycles: Q Cycle Activity Q1 Decode	the instruction takes two-cycle. If TBLPTR points to an interm EPROM location, then the instruction is terminated when an interrupt is received. $\overline{MCLR}/VPP  pin must be at the programming age for successful programming of inter- nory. CLR/VPP = VDD programming sequence of internal mem- be interrupted. A short write will occur be interrupted. A short write will occur cted. 3. The TBLPTR can be automati- cally incremented If i = 1; TBLPTR is not- incremented If i = 0; TBLPTR is incremented If a 2 (many if write is to on-chip EPROM program memory) y: Q2 Q3 Q4 Read Process Write register 'f' Data register TBLATH or TBLATH or TBLATH or CBLATH or CBLATH$	al ne ing na ory (2 be ti-				
volta men If Mu the will Tcy) affed Words: Cycles: Q Cycle Activity Q1	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated when an interrupt is received. MCLR/VPP pin must be at the programming age for successful programming of inter- nory. CLR/VPP = VDD programming sequence of internal mem- be interrupted. A short write will occur the internal memory location will not cted. 3. The TBLPTR can be automati- cally incremented If i = 1; TBLPTR is not- incremented If i = 0; TBLPTR is incremented If i = 0; TBLPTR is incremented If i = 0; TBLPTR is incremented If a 2 (many if write is to on-chip EPROM program memory) y: Q2 Q3 Q4 Read Process Write register 'f' Data register TBLATH or TBLATH or No No No No No Operation operation	al ne inc inc inc inc inc inc inc inc inc inc				
Volta men If Mu the will Tcy) affed Vords: Cycles: Q Cycle Activity Q1 Decode No	the instruction takes two-cycle. If TBLPTR points to an intern EPROM location, then the instruction is terminated when an interrupt is received. MCLR/VPP pin must be at the programming age for successful programming of inter- nory. CLR/VPP = VDD programming sequence of internal mem- be interrupted. A short write will occur the internal memory location will not cted. 3. The TBLPTR can be automati- cally incremented If i = 1; TBLPTR is not- incremented If i = 0; TBLPTR is incremented If i = 0; TBLPTR is incremented If i = 0; TBLPTR is incremented If a 2 (many if write is to on-chip EPROM program memory) y: Q2 Q3 Q4 Read Process Write register 'f' Data register TBLATH or TBLATH or TBLATH or No No No	al ne ing na ory (2 be ti-				

# PIC17C7XX

TLWT Tak	ole Latch Writ	е			
Syntax: [ la	[label] TLWT t,f				
•	$0 \le f \le 255$ t $\in [0,1]$				
f → If t	If t = 0, $f \rightarrow TBLATL;$ If t = 1, $f \rightarrow TBLATH$				
Status Affected: No	ne				
Encoding: 1	.010 01tx	ffff	ffff		
the If t If t This with	Data from file register 'f' is written into the 16-bit table latch (TBLAT). If t = 1; high byte is written If t = 0; low byte is written This instruction is used in conjunction with TABLWT to transfer data from data memory to program memory.				
Words: 1					
Cycles: 1					
Q Cycle Activity:					
Q1 (	Q2 Q3	3	Q4		
	ead Proce ster 'f' Dat	a ı TE	Write register BLATH or FBLATL		
Example: TLV Before Instruction	- ,	·			
RAM =	· ·	.TH = 0x00 .TL = 0x00	,		
After Instruction					

Before Instruction

	t	=	1	
	RAM	=	0xB7	
	TBLAT	=	0x0000	(TBLATH = 0x00)
				(TBLATL = 0x00)
Afte	r Instruc	tion		
Afte	r Instruc RAM	tion =	0xB7	
Afte			0xB7 0xB700	(TBLATH = 0xB7)
Afte	RAM	=	••••	(TBLATH = 0xB7) (TBLATL = 0x00)

тѕт	FS7	Test f, sk	in if 0				
Synt			rstfsz f				
	rands:		0 < f < 255				
•	ration:	skip if f = 0					
•	us Affected:	None	0				
0.0.1	oding:	0011	0011 ff:	f ffff			
	•						
Des	cription:	during the o	e next instructio current instruct d and a NOP is s a two-cycle ir	ion execution, executed,			
Wor	ds:	1					
Cycl	es:	1 (2)					
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process Data	No operation			
lf sk	ip:						
	Q1	Q2	Q3	Q4			
	No operation	No operation	No operation	No operation			
Example: HERE TSTFSZ CNT NZERO : ZERO :							
Before Instruction PC = Address (HERE)							
	After Instruct If CNT PC If CNT PC	= 0x = Ac ½ 0x	00, Idress (ZERO) 00, Idress (NZERC	))			

#### FIGURE 20-11: CAPTURE TIMINGS



## TABLE 20-6: CAPTURE REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур †	Max	Unit s	Conditions
50	TccL	Capture pin input low time	10	_	—	ns	
51	TccH	Capture pin input high time	10	—	—	ns	
52	TccP	Capture pin input period	<u>2Tcy</u> N		—	ns	N = prescale value (4 or 16)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

#### FIGURE 20-12: PWM TIMINGS



# TABLE 20-7: PWM REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур †	Max	Units	Conditions
53	TccR	PWM pin output rise time		10	35	ns	
54	TccF	PWM pin output fall time	—	10	35	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.