



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	33MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	32KB (16K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	902 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17c766t-33e-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams cont.'d



4.1.6 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 4-7 shows how the R/C combination is connected to the PIC17CXXX. For REXT values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high REXT values (e.g. 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep REXT between 3 k Ω and 100 k Ω .


Although the oscillator will operate with no external capacitor (CExT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With little or no external capacitance, oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 21.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 21.0 for variation of oscillator frequency due to VDD for given REXT/CEXT values, as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin and can be used for test purposes or to synchronize other logic (see Figure 4-8 for waveform).

FIGURE 4-7: RC OSCILLATOR MODE



4.1.6.1 RC Start-up

As the device voltage increases, the RC will immediately start its oscillations once the pin voltage levels meet the input threshold specifications (parameter #D032 and parameter #D042 in the electrical specification section). The time required for the RC to start oscillating depends on many factors. These include:

- Resistor value used
- · Capacitor value used
- Device VDD rise time
- System temperature

TABLE 5-4:	INITIALIZATIO	NITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS								
Register	Address	Power-on Reset Brown-out Reset	MCLR Reset WDT Reset	Wake-up from SLEEP through Interrupt						
Unbanked										
INDF0	00h	N/A	N/A	N/A						
FSR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu						
PCL	02h	0000h	0000h	PC + 1 (2)						
PCLATH	03h	0000 0000	uuuu uuuu	uuuu uuuu						
ALUSTA	04h	1111 xxxx	1111 uuuu	1111 uuuu						
TOSTA	05h	0000 000-	0000 000-	0000 000-						
CPUSTA ⁽³⁾	06h	11 11qq	11 qquu	uu qquu						
INTSTA	07h	0000 0000	0000 0000	սսսս սսսս(1)						
INDF1	08h	N/A	N/A	N/A						
FSR1	09h	XXXX XXXX	uuuu uuuu	uuuu uuuu						
WREG	0Ah	XXXX XXXX	uuuu uuuu	uuuu uuuu						
TMR0L	0Bh	XXXX XXXX	uuuu uuuu	uuuu uuuu						
TMR0H	0Ch	XXXX XXXX	uuuu uuuu	uuuu uuuu						
TBLPTRL	0Dh	0000 0000	0000 0000	uuuu uuuu						
TBLPTRH	0Eh	0000 0000	0000 0000	uuuu uuuu						
BSR	0Fh	0000 0000	0000 0000	սսսս սսսս						
Bank 0										
PORTA ^(4,6)	10h	0-xx 11xx	0-uu 11uu	u-uu uuuu						
DDRB	11h	1111 1111	1111 1111	uuuu uuuu						
PORTB ⁽⁴⁾	12h	xxxx xxxx	uuuu uuuu	uuuu uuuu						
RCSTA1	13h	0000 -00x	0000 -00u	uuuu -uuu						
RCREG1	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu						
TXSTA1	15h	00001x	00001u	uuuuuu						
TXREG1	16h	xxxx xxxx	uuuu uuuu	uuuu uuuu						
SPBRG1	17h	0000 0000	0000 0000	uuuu uuuu						
legend: 11 = un	changed $x = unknown$	own = unimplemented, rea	ad as '0' g = value depend	ds on condition						

 TABLE 5-4:
 INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented, read as '0', q = value depends on condition

Note 1: One or more bits in INTSTA, PIR1, PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

- 3: See Table 5-3 for RESET value of specific condition.
- 4: This is the value that will be in the port output latch.

5: When the device is configured for Microprocessor or Extended Microcontroller mode, the operation of this port does not rely on these registers.

6: On any device RESET, these pins are configured as inputs.

7.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC17C7XX; program memory and data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into General Purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

7.1 Program Memory Organization

PIC17C7XX devices have a 16-bit program counter capable of addressing a 64K x 16 program memory space. The RESET vector is at 0000h and the interrupt vectors are at 0008h, 0010h, 0018h, and 0020h (Figure 7-1).

7.1.1 PROGRAM MEMORY OPERATION

The PIC17C7XX can operate in one of four possible program memory configurations. The configuration is selected by configuration bits. The possible modes are:

- Microprocessor
- Microcontroller
- Extended Microcontroller
- Protected Microcontroller

The **Microcontroller** and **Protected Microcontroller** modes only allow internal execution. Any access beyond the program memory reads unknown data. The Protected Microcontroller mode also enables the code protection feature.


The **Extended Microcontroller** mode accesses both the internal program memory, as well as external program memory. Execution automatically switches between internal and external memory. The 16-bits of address allow a program memory range of 64K-words.

The **Microprocessor** mode only accesses the external program memory. The on-chip program memory is ignored. The 16-bits of address allow a program memory range of 64K-words. Microprocessor mode is the default mode of an unprogrammed device.

The different modes allow different access to the configuration bits, test memory and boot ROM. Table 7-1 lists which modes can access which areas in memory. Test Memory and Boot Memory are not required for normal operation of the device. Care should be taken to ensure that no unintended branches occur to these areas.

FIGURE 7-1:

PROGRAM MEMORY MAP AND STACK



Bank 8^(1,4)

DDRH PORTH

DDRJ

PORTJ

_

_

_

_

FIGURE 7-5: PIC17C7XX REGISTER FILE MAP

Addr	Unbanked				
00h	INDF0				
01h	FSR0				
02h	PCL				
03h	PCLATH				
04h	ALUSTA				
05h	TOSTA				
06h	CPUSTA				
07h	INTSTA				
08h	INDF1				
09h	FSR1				
0Ah	WREG				
0Bh	TMR0L				
0Ch	TMR0H				
0Dh	TBLPTRL				
0Eh	TBLPTRH				
0Fh	BSR				
	Bank 0	Bank 1 ⁽¹⁾	Bank 2 ⁽¹⁾	Bank 3 ⁽¹⁾	Bank
10h	PORTA	DDRC	TMR1	PW1DCL	PIR
11h	DDRB	PORTC	TMR2	PW2DCL	PIE
12h	PORTB	DDRD	TMR3L	PW1DCH	—
13h	RCSTA1	PORTD	TMR3H	PW2DCH	RCST
14h	RCREG1	DDRE	PR1	CA2L	RCRE
15h	TXSTA1	PORTE	PR2	CA2H	TXST
16h	TXREG1	PIR1	PR3L/CA1L	TCON1	TXRE
17h	SPBRG1	PIE1	PR3H/CA1H	TCON2	SPBR
	Unbanked				
18h	PRODL				
19h	PRODH				
1Ah	General				
	Purpose				
1Fh	RAM		1		1
	Bank 0 ⁽²⁾	Bank 1 ⁽²⁾	Bank 2 ⁽²⁾	Bank 3 ^(2,3)	
20h					1
	General	General	General	General	
	Purpose	Purpose	Purpose	Purpose	
	RAM	RAM	RAM	RAM	
FFh					

Note 1: SFR file locations 10h - 17h are banked. The lower nibble of the BSR specifies the bank. All unbanked SFRs ignore the Bank Select Register (BSR) bits.

2: General Purpose Registers (GPR) locations 20h - FFh, 120h - 1FFh, 220h - 2FFh, and 320h - 3FFh are banked. The upper nibble of the BSR specifies this bank. All other GPRs ignore the Bank Select Register (BSR) bits.

Bank 5⁽¹⁾

DDRF

PORTF

DDRG

PORTG

ADCON0

ADCON1

ADRESL

ADRESH

Bank 6⁽¹⁾

SSPADD

SSPCON1

SSPCON2

SSPSTAT

SSPBUF

_

_

_

Bank 7⁽¹⁾

PW3DCL

PW3DCH

CA3L

CA3H

CA4L

CA4H

TCON3

_

3: RAM bank 3 is not implemented on the PIC17C752 and the PIC17C762. Reading any unimplemented register reads '0's.

4: Bank 8 is only implemented on the PIC17C76X devices.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
Bank 6	•		•								
10h	SSPADD	SSP Addre	ess Register	in I ² C Slave	e mode. SSF	Baud Rate	Reload Regi	ster in I ² C Ma	aster mode	0000 0000	0000 0000
11h	SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
12h	SSPCON2	GCEN	AKSTAT	AKDT	AKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
13h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
14h	SSPBUF	Synchrono	ous Serial Po	ort Receive E	Buffer/Transr	nit Register		•	•	xxxx xxxx	uuuu uuuu
15h	Unimplemented	_	—	—	—	_	—	—	_		
16h	Unimplemented	_	_	_	_	_	_	_	_		
17h	Unimplemented	_	_		_	_	_	_	_		
Bank 7	•					•			•		
10h	PW3DCL	DC1	DC0	TM2PW3	_	_	_	_	_	xx0	uu0
11h	PW3DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
12h	CA3L	Capture3 I	_ow Byte							xxxx xxxx	uuuu uuuu
13h	САЗН	Capture3 I								xxxx xxxx	uuuu uuuu
14h	CA4L	Capture4 I	_ow Byte							xxxx xxxx	uuuu uuuu
15h	CA4H	Capture4 I	High Byte							xxxx xxxx	uuuu uuuu
16h	TCON3		CA40VF	CA30VF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000
17h	Unimplemented	_		_		_	_	_	_		
Bank 8 ⁽³⁾						•			•		
10h ⁽³⁾	DDRH	Data Direc	tion Registe	r for PORTH	1					1111 1111	1111 1111
	PORTH ⁽⁴⁾	RH7/ AN15	RH6/ AN14	RH5/ AN13	RH4/ AN12	RH3	RH2	RH1	RH0	xxxx xxxx	uuuu uuuu
12h ⁽³⁾	DDRJ	Data Direc	tion Registe	r for PORTJ						1111 1111	1111 1111
13h ⁽³⁾	PORTJ ⁽⁴⁾	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	xxxx xxxx	uuuu uuuu
14h ⁽³⁾	Unimplemented	_	_	_	_	_		_	_		
15h ⁽³⁾	Unimplemented		_	_	_	_	_	_	_		
16h ⁽³⁾	Unimplemented			_	_	_	_	_	_		
17h ⁽³⁾	Unimplemented			_		_			_		
Unbanke			1								
18h	PRODL	Low Byte of	of 16-bit Pro	duct (8 x 8 F	lardware Mu	ltiply)				XXXX XXXX	uuuu uuuu
19h	PRODH	-			Hardware Mu					xxxx xxxx	uuuu uuuu

SPECIAL FUNCTION REGISTERS (CONTINUED) TABLE 7-3

Shaded cells are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose

contents are updated from, or transferred to, the upper byte of the program counter.

2: The TO and PD status bits in CPUSTA are not affected by a MCLR Reset.

3: Bank 8 and associated registers are only implemented on the PIC17C76X devices.

4: This is the value that will be in the port output latch.

5: When the device is configured for Microprocessor or Extended Microcontroller mode, the operation of this port does not rely on these registers.

6: On any device RESET, these pins are configured as inputs.

13.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C7XX has a wealth of timers and time based functions to ease the implementation of control applications. These time base functions include three PWM outputs and four Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with an 8-bit period register (PR1 and PR2, respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal FOSC/4 clock), or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer/counter. These timers are also used as the time base for the PWM (Pulse Width Modulation) modules.

Timer3 is a 16-bit timer/counter which uses the TMR3H and TMR3L registers. Timer3 also has two additional registers (PR3H/CA1H:PR3L/CA1L) that are configurable as a 16-bit period register or a 16-bit capture register. TMR3 can be software configured to increment from the internal system clock (FOSC/4), or from an external signal on the RB5/TCLK3 pin. Timer3 is the time base for all of the 16-bit captures.

Six other registers comprise the Capture2, Capture3, and Capture4 registers (CA2H:CA2L, CA3H:CA3L, and CA4H:CA4L).

Figure 13-1, Figure 13-2 and Figure 13-3 are the control registers for the operation of Timer1, Timer2 and Timer3, as well as PWM1, PWM2, PWM3, Capture1, Capture2, Capture3 and Capture4.

Table 13-1 shows the Timer resource requirements for these time base functions. Each timer is an open resource so that multiple functions may operate with it.

TABLE 13-1: TIME-BASE FUNCTION/ RESOURCE REQUIREMENTS

Time Base Function	Timer Resource
PWM1	Timer1
PWM2	Timer1 or Timer2
PWM3	Timer1 or Timer2
Capture1	Timer3
Capture2	Timer3
Capture3	Timer3
Capture4	Timer3

REGISTER 13-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS
bit 7							bit 0
•	•	• •					
			dae				
CA1ED1:0	CA1ED0: Ca	pture1 Mode	e Select bits				
•	•	• •	dae				
•	•	•	•				
T16: Time	r2:Timer1 Mo	de Select b	it				
					2 nin		
				ND5/TOLN	, pin		
TMR2CS:	Timer2 Cloc	k Source Se	lect bit				
				RB4/TCLK1	2 pin		
0 = TMR2	increments of	off the intern	al clock				
					. ·		
				RB4/TCLK1	2 pin		
5 – HWIXI							
Legend:							
•	ble bit	W = M	/ritable bit	U = Unin	nplemented h	hit read as '0),
						,	
	CA2ED1 bit 7 CA2ED1:C 00 = Capti 01 = Capti 10 = Capti 11 = Capti 00 = Capti 01 = Capti 01 = Capti 10 = Capti 10 = Capti 11 = Time2 0 = Time2 0 = TMR3 0 = TMR3 1 = TMR1 0 = TMR1	CA2ED1CA2ED0bit 7CA2ED1:CA2ED0: Ca0 = Capture on every0 = Capture on every1 = Capture on everyCA1ED1:CA1ED0: Ca00 = Capture on every01 = Capture on every01 = Capture on every01 = Capture on every01 = Capture on every10 = Capture on every11 = Capture and Timer10 = TIMR3 increments of0 = TMR2 increments of0 = TMR1 increment	CA2ED1 CA2ED0 CA1ED1 bit 7 CA2ED1:CA2ED0: Capture2 Mode 0 = Capture on every falling edge 0 = Capture on every falling edge 0 = Capture on every 4th rising edge 0 = Capture on every 16th rising edge 0 = Capture on every 16th rising edge 0 = Capture on every falling edge 0 = Capture on every 16th rising edge 0 = Capture on every 16th rising edge 1 = Timer2 and Timer1 form a 16-b 0 = Timer2 and Timer1 are two 8-b TMR3 increments off the falling 0 = TMR3 increments off the falling 0 = TMR2 increments off the intern TMR1 increments off the falling 0 = TMR1	CA2ED1CA2ED0CA1ED1CA1ED0bit 7CA2ED1:CA2ED0: Capture2 Mode Select bits00 = Capture on every falling edge01 = Capture on every falling edge10 = Capture on every 4th rising edge11 = Capture on every 16th rising edgeCA1ED1:CA1ED0: Capture1 Mode Select bits00 = Capture on every falling edge01 = Capture on every falling edge01 = Capture on every falling edge01 = Capture on every falling edge11 = Capture on every falling edge11 = Capture on every falling edge11 = Capture on every 16th rising edge11 = Timer2 and Timer1 form a 16-bit timer0 = Timer2 and Timer1 are two 8-bit timersTMR3CS: Timer3 Clock Source Select bit1 = TMR3 increments off the falling edge of the0 = TMR2 increments off the falling edge of the0 = TMR1 increments off the falling edge of the0 = TMR1 increments off the falling edge of the0 = TMR1 increments off the internal clockLegend:R = Readable bitW = Writable bit	CA2ED1 CA2ED0 CA1ED1 CA1ED0 T16 bit 7 CA2ED1:CA2ED0: Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 16th rising edge 11 = Capture on every 16th rising edge 01 = Capture on every 16th rising edge 01 = Capture on every falling edge 11 = Capture on every falling edge 11 = Capture on every falling edge 11 = Capture on every 16th rising edge 11 = Capture on every 16th rising edge 11 = Capture on every 16th rising edge 11 = Timer2 and Timer1 form a 16-bit timer 0 = Timer2 and Timer1 are two 8-bit timers TMR3CS: Timer3 Clock Source Select bit 1 = TMR3 increments off the falling edge of the RB5/TCLK3 0 = TMR3 increments off the falling edge of the RB4/TCLK1 0 = TMR2 increments off the falling edge of the RB4/TCLK1 0 = TMR2 increments off the falling edge of the RB4/TCLK1 0 = TMR1 increments off the falling edge of the RB4/TCLK1 0 = TMR1 increments off the internal clock <	CA2ED1 CA2ED0 CA1ED1 CA1ED0 T16 TMR3CS bit 7 CA2ED0: Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every falling edge 02 = Capture on every falling edge 03 = Capture on every falling edge 04 = Capture on every 16th rising edge 05 = Capture on every 16th rising edge 06 = Capture on every falling edge 01 = Capture on every falling edge 11 = Timer2 and Timer1 form a 16-bit timer 0 = Timer2 and Timer1 are two 8-bit timers TMR3CS: Timer3 Clock Source Select bit 1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin 0 = TMR2 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the falling edge of the RB4/TCLK12 pin	CA2ED1 CA2ED0 CA1ED1 CA1ED0 T16 TMR3CS TMR2CS bit 7 CA2ED1:CA2ED0: Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every falling edge 02 = Capture on every 16th rising edge 03 = Capture on every 16th rising edge 04 = Capture on every 16th rising edge 05 = Capture on every 16th rising edge 04 = Capture on every 16th rising edge 05 = Capture on every falling edge 04 = Capture on every falling edge 05 = Capture on every 16th rising edge 06 = Capture on every 16th rising edge 11 = Capture on every 16th rising edge of the RB5/TCLK3 pin 0 = TMR3 increments off the falling edge of the RB5/TCLK3 pin 0 = TMR2 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR2 increments off the internal clock TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 inc

13.1.3.1 PWM Periods

The period of the PWM1 output is determined by Timer1 and its period register (PR1). The period of the PWM2 and PWM3 outputs can be individually software configured to use either Timer1 or Timer2 as the timebase. For PWM2, when TM2PW2 bit (PW2DCL<5>) is clear, the time base is determined by TMR1 and PR1 and when TM2PW2 is set, the time base is determined by Timer2 and PR2. For PWM3, when TM2PW3 bit (PW3DCL<5>) is clear, the time base is determined by TMR1 and PR1, and when TM2PW3 is set, the time base is determined by Timer2 and PR2.

Running two different PWM outputs on two different timers allows different PWM periods. Running all PWMs from Timer1 allows the best use of resources by freeing Timer2 to operate as an 8-bit timer. Timer1 and Timer2 cannot be used as a 16-bit timer if any PWM is being used.

The PWM periods can be calculated as follows:

period of PWM1 = $[(PR1) + 1] \times 4TOSC$

period of PWM2 = $[(PR1) + 1] \times 4TOSC$ or $[(PR2) + 1] \times 4TOSC$

period of PWM3 =
$$[(PR1) + 1] \times 4TOSC$$
 or
 $[(PR2) + 1] \times 4TOSC$

The duty cycle of PWMx is determined by the 10-bit value DCx<9:0>. The upper 8-bits are from register PWxDCH and the lower 2-bits are from PWxDCL<7:6> (PWxDCH:PWxDCL<7:6>). Table 13-4 shows the maximum PWM frequency (FPWM), given the value in the period register.

The number of bits of resolution that the PWM can achieve depends on the operation frequency of the device as well as the PWM frequency (FPWM).

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log\left(2\right)} \quad \text{bits}$$

where: FPWM = 1 / period of PWM

The PWMx duty cycle is as follows:

PWMx Duty Cycle = $(DCx) \times TOSC$

where DCx represents the 10-bit value from PWxDCH:PWxDCL.

If DCx = 0, then the duty cycle is zero. If PRx = PWxDCH, then the PWM output will be low for one to four Q-clocks (depending on the state of the PWxDCL<7:6> bits). For a duty cycle to be 100%, the PWxDCH value must be greater then the PRx value.

The duty cycle registers for both PWM outputs are double buffered. When the user writes to these registers, they are stored in master latches. When TMR1 (or TMR2) overflows and a new PWM period begins, the master latch values are transferred to the slave latches and the PWMx pin is forced high.

Note:	For PW1DCH, PW1DCL, PW2DCH,									
	PW2DCL, PW3DCH and PW3DCL regis-									
	ters, a write operation writes to the "master									
	latches", while a read operation reads the									
	"slave latches". As a result, the user may									
	not read back what was just written to the									
	duty cycle registers (until transferred to									
	slave latch).									

The user should also avoid any "read-modify-write" operations on the duty cycle registers, such as: ADDWF PW1DCH. This may cause duty cycle outputs that are unpredictable.

TABLE 13-4:	PWM FREQUENCY vs.
	RESOLUTION AT 33 MHz

PWM	Frequency (kHz)								
Frequency	32.2	64.5	90.66	128.9	515.6				
PRx Value	0xFF	0x7F	0x5A	0x3F	0x0F				
High Resolution	10-bit	9-bit	8.5-bit	8-bit	6-bit				
Standard Resolution	8-bit	7-bit	6.5-bit	6-bit	4-bit				

13.1.3.2 PWM INTERRUPTS

The PWM modules make use of the TMR1 and/or TMR2 interrupts. A timer interrupt is generated when TMR1 or TMR2 equals its period register and on the following increment is cleared to zero. This interrupt also marks the beginning of a PWM cycle. The user can write new duty cycle values before the timer rollover. The TMR1 interrupt is latched into the TMR1IF bit and the TMR2 interrupt is latched into the TMR2IF bit. These flags must be cleared in software.

13.2 Timer3

Timer3 is a 16-bit timer consisting of the TMR3H and TMR3L registers. TMR3H is the high byte of the timer and TMR3L is the low byte. This timer has an associated 16-bit period register (PR3H/CA1H:PR3L/CA1L). This period register can be software configured to be a another 16-bit capture register.

When the TMR3CS bit (TCON1<2>) is clear, the timer increments every instruction cycle (Fosc/4). When TMR3CS is set, the counter increments on every falling edge of the RB5/TCLK3 pin. In either mode, the TMR3ON bit must be set for the timer/counter to increment. When TMR3ON is clear, the timer will not increment or set flag bit TMR3IF.

Timer3 has two modes of operation, depending on the CA1/PR3 bit (TCON2<3>). These modes are:

- Three capture and one period register mode
- · Four capture register mode

The PIC17C7XX has up to four 16-bit capture registers that capture the 16-bit value of TMR3 when events are detected on capture pins. There are four capture pins

(RB0/CAP1, RB1/CAP2, RG4/CAP3, and RE3/CAP4), one for each capture register pair. The capture pins are multiplexed with the I/O pins. An event can be:


- · A rising edge
- A falling edge
- · Every 4th rising edge
- · Every 16th rising edge

Each 16-bit capture register has an interrupt flag associated with it. The flag is set when a capture is made. The capture modules are truly part of the Timer3 block. Figure 13-5 and Figure 13-6 show the block diagrams for the two modes of operation.

13.2.1 THREE CAPTURE AND ONE PERIOD REGISTER MODE

In this mode, registers PR3H/CA1H and PR3L/CA1L constitute a 16-bit period register. A block diagram is shown in Figure 13-5. The timer increments until it equals the period register and then resets to 0000h on the next timer clock. TMR3 Interrupt Flag bit (TMR3IF) is set at this point. This interrupt can be disabled by clearing the TMR3 Interrupt Enable bit (TMR3IE). TMR3IF must be cleared in software.

FIGURE 13-5: TIMER3 WITH THREE CAPTURE AND ONE PERIOD REGISTER BLOCK DIAGRAM



13.2.2 FOUR CAPTURE MODE

This mode is selected by setting bit CA1/PR3. A block diagram is shown in Figure 13-6. In this mode, TMR3 runs without a period register and increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt Flag (TMR3IF) is set on this rollover. The TMR3IF bit must be cleared in software.

Registers PR3H/CA1H and PR3L/CA1L make a 16-bit capture register (Capture1). It captures events on pin RB0/CAP1. Capture mode is configured by the CA1ED1 and CA1ED0 bits. Capture1 Interrupt Flag bit (CA1IF) is set upon detection of the capture event. The corresponding interrupt mask bit is CA1IE. The Capture1 Overflow Status bit is CA1OVF.

All the captures operate in the same manner. Refer to Section 13.2.1 for the operation of capture.




FIGURE 13-6: TIMER3 WITH FOUR CAPTURES BLOCK DIAGRAM

14.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-tozero (NRZ) format (one START bit, eight or nine data bits, and one STOP bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock x64 of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The Asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The USART Asynchronous module consists of the following components:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

14.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 14-1. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cvcle), the TXREG is empty and an interrupt bit, TXIF, is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit. TXIF will be set, regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG, the TRMT (TXSTA<1>) bit shows the status of the TSR.

TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

Note:	The TSR is not mapped in data memory,
	so it is not available to the user.


Transmission is enabled bv settina the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 14-3). The transmission can also be started by first loading TXREG and then setting TXEN. Normally, when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 14-4). Clearing TXEN during a transmission will cause the transmission to be aborted. This will reset the transmitter and the TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit value should be written to TX9D (TXSTA<0>). The ninth bit value must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).

Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 6. Load data to the TXREG register.
- 7. Enable the transmission by setting TXEN (starts transmission).

FIGURE 14-3: ASYNCHRONOUS MASTER TRANSMISSION



	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
	bit 7				-			bit 0		
bit 7	1 = Enabl	eneral Call En e interrupt whe ral call addres	en a genera			received in t	he SSPSR			
bit 6	ACKSTAT	r: Acknowledg	e Status bit	(in I ² C Maste	er mode only	y)				
	1 = Ackno	<u>In Master Transmit mode:</u> 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave								
bit 5	ACKDT: A	Acknowledge	Data bit (in l	² C Master m	ode only)					
	Value that receive.	Receive mode t will be transn cknowledge owledge		the user initi	ates an Ack	nowledge se	quence at th	ne end of a		
bit 4	ACKEN: /	Acknowledge	Sequence E	nable bit (in	I ² C Master	mode only)				
	1 = Initiate Autom	Receive mode Acknowledge natically cleare owledge seque	e sequence d by hardwa		SCL pins a	nd transmit A	AKDT data b	it.		
	Note:	If the I ² C mo the SSPBUF						ooling) and		
bit 3		eceive Enable es Receive mo ve idle		laster mode	only)					
	Note:	If the I ² C mo the SSPBUF						ooling) and		
bit 2	PEN: STO	OP Condition E	Enable bit (ir	n I ² C Master	mode only)					
	<u>SCK Release Control:</u> 1 = Initiate STOP condition on SDA and SCL pins. Automatically cleared by hardware. 0 = STOP condition idle									
	Note:	If the I ² C mo the SSPBUF								
bit 1	1 = Initiate	RSEN : Repeated Start Condition Enabled bit (in I ² C Master mode only) 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Repeated Start condition idle								
	Note:	If the I ² C mo the SSPBUF						ooling) and		
bit 0	1 = Initiate	RT Condition START cond T condition idl	ition on SD				d by hardwa	are.		
	Note:	If the I ² C mo the SSPBUF						ooling) and		
	Legend:									
	R = Read	able bit	W = W	ritable bit	U = Unim	plemented b	oit, read as '	0'		
	1									

- n = Value at POR Reset '1' = Bit is set

REGISTER 15-3: SSPCON2: SYNC SERIAL PORT CONTROL REGISTER2 (ADDRESS 12h, BANK 6)

x = Bit is unknown

'0' = Bit is cleared

17.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of realtime applications. The PIC17CXXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Oscillator Selection (Section 4.0)
- RESET (Section 5.0)
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts (Section 6.0)
- Watchdog Timer (WDT)
- SLEEP mode
- Code protection

The PIC17CXXX has a Watchdog Timer which can be shut-off only through EPROM bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on POR and BOR. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external RESET, Watchdog Timer Reset, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LF crystal option saves power. Configuration bits are used to select various options. This configuration word has the format shown in Figure 17-1.

High (H) Table Read Addr.	U-x	R/P-1	R/P-1	U-x	U-x	U-x	U-x	U-x	U-x
FE0Fh - FE08h	—	PM2	BODEN	_	—	—	—	—	—
	bit 15 bit 8	bit 7							bit 0
Low (L) Table Read Addr.	U-x	U-x	R/P-1	U-x	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
FE07h - FE00h		—	PM1		PM0	WDTPS1	WDTPS0	FOSC1	FOSC0
	bit 15 bit 8	bit 7							bit 0
bits 7H, 6L, 4L	PM2, PM1, I	>M∩ ∙ Pr	ocessor M	nde Sel	ect hits				
513 71, 02, 42	111 = Micro								
	110 = Micro								
	101 = Exten				mode				
bit 6H	BODEN: Bro				moue				
	1 = Brown-o				ed				
	0 = Brown-o	ut Detec	t circuitry i	s disabl	ed				
bits 3L:2L	WDTPS1:W				Select bi	ts			
	11 = WDT e 10 = WDT e								
	01 = WDT e								
	00 = WDT d	isabled,	16-bit over	rflow tim	ner				
bits 1L:0L	FOSC1:FOS		cillator Sele	ect bits					
	11 = EC osc 10 = XT osc								
	01 = RC osc								
	00 = LF osc	llator							
Shaded bits (—)	Reserved								

REGISTER 17-1: CONFIGURATION WORDS

RET	FIE	Return fro	om Interrupt	t	RE	TLW	Return Li	teral to WR	EG		
Synt	ax:	[label] RETFIE			Syr	ntax:	[label]	[<i>label</i>] RETLW k			
Ope	rands:	None			Op	erands:	0 ≤ k ≤ 255				
Operation: $TOS \rightarrow (PC);$ $0 \rightarrow GLINTD;$ PCLATH is unchanged.		·	$\begin{array}{ll} \text{Operation:} & k \rightarrow (\text{WREG}); \text{TOS} \rightarrow (\text{P} \\ \text{PCLATH is unchanged} \end{array}$								
Stati	us Affected:	GLINTD	sunchanged			tus Affected:	None				
					End	coding:	1011	0110 kk	kk kkkk		
Encoding:000000000101Description:Return from Interrupt. Stack is POP'ed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by clearing the GLINTD bit. GLINTD is the global interrupt disable bit (CPUSTA<4>).				scription: rds:	'k'. The pro the top of th	gram counter he stack (the re ddress latch (F	eight-bit literal is loaded from eturn address). PCLATH)				
Words: 1					les:	2					
Cycl	es:	2				Cycle Activity:	2				
QC	ycle Activity:					Q1	Q2	Q3	Q4		
	Q1	Q2	Q3	Q4		Decode	Read	Process	POP PC		
	Decode	No operation	Clear GLINTD	POP PC from stack			literal 'k'	Data	from stack, Write to WREG		
	No operation	No operation	No operation	No operation		No	No	No	No		
						operation	operation	operation	operation		
	mple: After Interrup PC GLINTD	= TOS			Exa	ample:	CALL TAI TABLE ADDWF P RETLW K RETLW K : : RETLW KI	; offset ; WREG n ; table C ; WREG = 0 ; Begin t 1 ;	ow has value offset able		

Before Instruction

WREG = 0x07

After Instruction

WREG = value of k7

20.3 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2	ppS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowerc	ase symbols (pp) and their meanings:		
рр			
ad	Address/Data	ost	Oscillator Start-Up Timer
al	ALE	pwrt	Power-Up Timer
сс	Capture1 and Capture2	rb	PORTB
ck	CLKOUT or clock	rd	RD
dt	Data in	rw	RD or WR
in	INT pin	tO	ТОСКІ
io	I/O port	t123	TCLK12 and TCLK3
mc	MCLR	wdt	Watchdog Timer
oe	OE	wr	WR
OS	OSC1		
Upperc	ase symbols and their meanings:		
S			
D	Driven	L	Low
E	Edge	Р	Period
F	Fall	R	Rise
Н	High	V	Valid
I	Invalid (Hi-impedance)	Z	Hi-impedance

FIGURE 20-11: CAPTURE TIMINGS




TABLE 20-6: CAPTURE REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур †	Max	Unit s	Conditions
50	TccL	Capture pin input low time	10	—	—	ns	
51	TccH	Capture pin input high time	10	—	—	ns	
52	TccP	Capture pin input period	<u>2Tcy</u> N	—	—	ns	N = prescale value (4 or 16)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

FIGURE 20-12: PWM TIMINGS




TABLE 20-7: PWM REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур †	Max	Units	Conditions
53	TccR	PWM pin output rise time		10	35	ns	
54	TccF	PWM pin output fall time	—	10	35	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.




TABLE 20-11:	SPI MODE REQUIREMENTS (SLAVE MODE, CKE = 1)
--------------	---

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input		Тсу	—	—	ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30		—	ns	
71A		(Slave mode)	Single Byte	40		—	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + 30		—	ns	
72A		(Slave mode)	Single Byte	40	—	_	ns	(Note 1)
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	—	_	ns	(Note 1)
74	TscH2diL, TscL2diL	Hold time of SDI data input to S	SCK edge	100	—	_	ns	
75	TdoR	SDO data output rise time		_	10	25	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedan	ce	10		50	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge			—	50	ns	
82	TssL2doV	SDO data output valid after $\overline{SS}\downarrow$ edge		_	_	50	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	—	—	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.






TABLE 20-12: I ² C	BUS START/STOP	BITS REQUIREMENTS
-------------------------------	-----------------------	-------------------

Param. No.	Sym	Charac	teristic	Min	Ту р	Max	Units	Conditions
90	Tsu:sta	START condition	100 kHz mode	2(Tosc)(BRG + 1)	_	_	ns	Only relevant for
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	_	—		Repeated Start condition
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	—		
91	Thd:sta	START condition	100 kHz mode	2(Tosc)(BRG + 1)	_	—	ns	After this period, the first
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)		—		clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		—		
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	_	—	ns	
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)		—		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		—		
93	Thd:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	_	—	ns	
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)	_	—		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	—		

Note 1: Maximum pin capacitance = 10 pF for all I²C pins.

PIC17C7XX




FIGURE 20-25: MEMORY INTERFACE READ TIMING


TABLE 20-21: MEMORY INTERFACE READ REQUIREMENTS

Param. No.	Sym	Characteristic		Min	Тур†	Max	Unit s	Conditions
150	TadV2alL	AD15:AD0 (address) valid to	PIC17 C XXX	0.25Tcy - 10	_	—	ns	
		ALE \downarrow (address setup time)	PIC17 LC XXX	0.25Tcy - 10	—	_		
151	TalL2adl	ALE \downarrow to address out invalid	PIC17 C XXX	5	—	_	ns	
		(address hold time)	PIC17LCXXX	5	—	_		
160	TadZ2oeL	AD15:AD0 hi-impedance to	PIC17 C XXX	0	—	_	ns	
		OE↓	PIC17LCXXX	0	—	_		
161	ToeH2ad	OE [↑] to AD15:AD0 driven	PIC17 C XXX	0.25Tcy - 15	_	_	ns	
	D		PIC17 LC XXX	0.25Tcy - 15	—	—		
162	TadV2oeH	Data in valid before \overline{OE}^{\uparrow}	PIC17 C XXX	35	_	_	ns	
		(data setup time)	PIC17LCXXX	45				
163	ToeH2adl	OE [↑] to data in invalid	PIC17 C XXX	0	_		ns	
		(data hold time)	PIC17LCXXX	0	_			
164	TalH	ALE pulse width	PIC17 C XXX	—	0.25TCY	—	ns	
			PIC17LCXXX	—	0.25TCY	—		
165	ToeL	OE pulse width	PIC17 C XXX	0.5TCY - 35	—	—	ns	
			PIC17LCXXX	0.5Tcy - 35	—	_		
166	TalH2alH	ALE↑ to ALE↑(cycle time)	PIC17 C XXX	_	Тсү	_	ns	
			PIC17LCXXX	—	Тсү	—		
167	Tacc	Address access time	PIC17 C XXX	—	—	0.75Tcy - 30	ns	
			PIC17LCXXX	_	_	0.75Tcy - 45		
168	Toe	Output enable access time	PIC17 C XXX	_	_	0.5Tcy - 45	ns	
		(OE low to data valid)	PIC17LCXXX	_	_	0.5Tcy - 75		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		INCHES		MILLIMETERS*			
Dimensior	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		64			64	
Pitch	р		.020			0.50	
Pins per Side	n1		16			16	
Overall Height	А	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	¢	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.005	.007	.009	0.13	0.18	0.23
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026

Drawing No. C04-085