



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 50 |
| Program Memory Size | 16KB (8K x 16) |
| Program Memory Type | OTP |
| EEPROM Size | · |
| RAM Size | 678 x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 12x10b |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 68-LCC (J-Lead) |
| Supplier Device Package | 68-PLCC (24.23x24.23) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic17lc752-08-l |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 OVERVIEW

This data sheet covers the PIC17C7XX group of the PIC17CXXX family of microcontrollers. The following devices are discussed in this data sheet:

- PIC17C752
- PIC17C756A
- PIC17C762
- PIC17C766

The PIC17C7XX devices are 68/84-pin, EPROM based members of the versatile PIC17CXXX family of low cost, high performance, CMOS, fully static, 8-bit microcontrollers.

All PIC[®] microcontrollers employ an advanced RISC architecture. The PIC17CXXX has enhanced core features, 16-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 16-bit wide instruction word with a separate 8-bit wide data path. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 58 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance. For mathematical intensive applications, all devices have a single cycle 8 x 8 Hardware Multiplier.

PIC17CXXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

PIC17C7XX devices have up to 902 bytes of RAM and 66 I/O pins. In addition, the PIC17C7XX adds several peripheral features, useful in many high performance applications, including:

- Four timer/counters
- Four capture inputs
- Three PWM outputs
- Two independent Universal Synchronous Asynchronous Receiver Transmitters (USARTs)
- An A/D converter (multi-channel, 10-bit resolution)
- A Synchronous Serial Port (SPI and I²C w/ Master mode)

These special features reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption.

There are four oscillator options, of which the single pin RC oscillator provides a low cost solution, the LF oscillator is for low frequency crystals and minimizes power consumption, XT is a standard crystal and the EC is for external clock input.

The SLEEP (power-down) mode offers additional power saving. Wake-up from SLEEP can occur through several external and internal interrupts and device RESETS.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software malfunction.

There are four configuration options for the device operational mode:

- Microprocessor
- Microcontroller
- Extended microcontroller
- Protected microcontroller

The microprocessor and extended microcontroller modes allow up to 64K-words of external program memory.

The device also has Brown-out Reset circuitry. This allows a device RESET to occur if the device VDD falls below the Brown-out voltage trip point (BVDD). The chip will remain in Brown-out Reset until VDD rises above BVDD.

A UV erasable, CERQUAD packaged version (compatible with PLCC), is ideal for code development, while the cost-effective One-Time-Programmable (OTP) version is suitable for production in any volume.

The PIC17C7XX fits perfectly in applications that require extremely fast execution of complex software programs. These include applications ranging from precise motor control and industrial process control to automotive, instrumentation, and telecom applications.

The EPROM technology makes customization of application programs (with unique security codes, combinations, model numbers, parameter storage, etc.) fast and convenient. Small footprint package options (including die sales) make the PIC17C7XX ideal for applications with space limitations that require high performance.

High speed execution, powerful peripheral features, flexible I/O, and low power consumption all at low cost make the PIC17C7XX ideal for a wide range of embedded control applications.

1.1 Family and Upward Compatibility

The PIC17CXXX family of microcontrollers have architectural enhancements over the PIC16C5X and PIC16CXX families. These enhancements allow the device to be more efficient in software and hardware requirements. Refer to Appendix A for a detailed list of enhancements and modifications. Code written for PIC16C5X or PIC16CXX can be easily ported to PIC17CXXX devices (Appendix B).

1.2 Development Support

The PIC17CXXX family is supported by a full featured macro assembler, a software simulator, an in-circuit emulator, a universal programmer, a "C" compiler and fuzzy logic support tools. For additional information, see Section 19.0.

© 1998-2013 Microchip Technology Inc.

| | | | | | | 2) | | |
|---------------|-------------------|-------------------|------------------|-------------------|------------|---------------|----------------|---|
| Nomo | F | | N | PICT | | | | Description |
| Name | DIP No. | PLCC No. | TQFP No. | PLCC No. | QFP No. | I/O/P Type | Buffer Type | Description |
| | | | | | | | | PORTG is a bi-directional I/O Port. |
| RG0/AN3 | 32 | 34 | 24 | 42 | 30 | I/O | ST | RG0 can also be analog input 3. |
| RG1/AN2 | 31 | 33 | 23 | 41 | 29 | I/O | ST | RG1 can also be analog input 2. |
| RG2/AN1/VREF- | 30 | 32 | 22 | 40 | 28 | I/O | ST | RG2 can also be analog input 1, or |
| | | | | | | | | the ground reference voltage. |
| RG3/AN0/VREF+ | 29 | 31 | 21 | 39 | 27 | I/O | ST | RG3 can also be analog input 0, or the positive reference voltage. |
| RG4/CAP3 | 35 | 38 | 27 | 46 | 33 | I/O | ST | RG4 can also be the Capture3 input pin. |
| RG5/PWM3 | 36 | 39 | 28 | 47 | 34 | I/O | ST | RG5 can also be the PWM3 output pin. |
| RG6/RX2/DT2 | 38 | 41 | 30 | 49 | 36 | I/O | ST | RG6 can also be selected as the USART2 (SCI) Asynchronous Receive or USART2 (SCI) Synchronous Data. |
| RG7/TX2/CK2 | 37 | 40 | 29 | 48 | 35 | I/O | ST | RG7 can also be selected as the USART2 (SCI) Asynchronous Transmit or USART2 (SCI) Synchronous Clock. |
| | | | | | | | | PORTH is a bi-directional I/O Port. PORTH is only |
| RH0 | — | — | — | 10 | 79 | I/O | ST | available on the PIC17C76X devices. |
| RH1 | — | — | _ | 11 | 80 | I/O | ST | |
| RH2 | — | — | — | 12 | 1 | I/O | ST | |
| RH3 | — | — | — | 13 | 2 | I/O | ST | |
| RH4/AN12 | — | — | — | 31 | 19 | I/O | ST | RH4 can also be analog input 12. |
| RH5/AN13 | — | — | _ | 32 | 20 | I/O | ST | RH5 can also be analog input 13. |
| RH6/AN14 | — | — | _ | 33 | 21 | I/O | ST | RH6 can also be analog input 14. |
| RH7/AN15 | _ | _ | | 34 | 22 | I/O | ST | RH7 can also be analog input 15. |
| | | | | | | | | PORTJ is a bi-directional I/O Port. PORTJ is only available on the PIC17C76X devices. |
| RJ0 | — | — | _ | 52 | 39 | I/O | ST | |
| RJ1 | — | — | — | 53 | 40 | I/O | ST | |
| RJ2 | — | — | — | 54 | 41 | I/O | ST | |
| RJ3 | — | — | _ | 55 | 42 | I/O | ST | |
| RJ4 | — | — | _ | 73 | 59 | I/O | ST | |
| RJ5 | _ | — | _ | 74 | 60 | 1/0 | SI | |
| R 17 | _ | | _ | 75 76 | 62 | 1/O | SI | |
| TEST | 16 | 17 | 8 | 21 | 10 | 1/0 | ST | Test mode selection control input. Always tie to VSS for normal operation |
| Vss | 17, 33, 49, 64 | 19, 36, 53, 68 | 9, 25, 41, 56 | 23, 44, 65, 84 | 11, 31, | Ρ | | Ground reference for logic and I/O pins. |
| Vdd | 1, 18, | 2, 20, | 10, 26, | 24, 45, | 12, 32, | Р | | Positive supply for logic and I/O pins. |
| A)/cc | 34, 46 | 37, 49, | 38, 57 | 01,2 | 48,71 | Р | | Cround reference for A/D converter |
| AVSS | 28 | 30 | 20 | 38 | 26 | Р | | This pin MUST be at the same potential as Vss. |
| AVDD | 27 | 29 | 19 | 37 | 25 | Ρ | | Positive supply for A/D converter. This pin MUST be at the same potential as VDD. |
| NC | _ | 1, 18, 35, 52 | _ | 1, 22, 43, 64 | _ | | | No Connect. Leave these pins unconnected. |

TABLE 3-1: PINOUT DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input

Note 1: The output is only available by the peripheral operation.

2: Open drain input/output pin. Pin forced to input upon any device RESET.

5.1.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: First, the internal POR signal goes high when the POR trip point is reached. If MCLR is high, then both the OST and PWRT timers start. In general, the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 5-1 shows the times that are associated with the oscillator configuration. Figure 5-5 and Figure 5-6 display these time-out sequences.

If the device voltage is not within electrical specification at the end of a time-out, the MCLR/VPP pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

The time-out sequence begins from the first rising edge of $\overline{\text{MCLR}}$.

Table 5-3 shows the RESET conditions for some special registers, while Table 5-4 shows the initialization conditions for all the registers.

TABLE 5-1: TIME-OUT IN VARIOUS SITUATIONS

| Oscillator Configuration | POR, BOR | Wake-up from SLEEP | MCLR Reset |
|-----------------------------|-------------------------------|-----------------------|------------|
| XT, LF | Greater of: 96 ms or 1024Tosc | 1024Tosc | — |
| EC, RC | Greater of: 96 ms or 1024Tosc | — | — |

TABLE 5-2: STATUS BITS AND THEIR SIGNIFICANCE

| POR | BOR ⁽¹⁾ | то | PD | Event |
|-----|--------------------|----|----|---|
| 0 | 0 | 1 | 1 | Power-on Reset |
| 1 | 1 | 1 | 0 | MCLR Reset during SLEEP or interrupt wake-up from SLEEP |
| 1 | 1 | 0 | 1 | WDT Reset during normal operation |
| 1 | 1 | 0 | 0 | WDT Wake-up during SLEEP |
| 1 | 1 | 1 | 1 | MCLR Reset during normal operation |
| 1 | 0 | 1 | 1 | Brown-out Reset |
| 0 | 0 | 0 | x | Illegal, TO is set on POR |
| 0 | 0 | x | 0 | Illegal, PD is set on POR |
| х | х | 1 | 1 | CLRWDT instruction executed |

Note 1: When BODEN is enabled, else the BOR status bit is unknown.

TABLE 5-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER

| Event | | PCH:PCL | CPUSTA ⁽⁴⁾ | OST Active |
|---------------------------------------|-----------------|-----------------------|-----------------------|--------------------|
| Power-on Reset | 0000h | 11 1100 | Yes | |
| Brown-out Reset | | 0000h | 11 1110 | Yes |
| MCLR Reset during normal oper | ration | 0000h | 11 1111 | No |
| MCLR Reset during SLEEP | | 0000h | 11 1011 | Yes ⁽²⁾ |
| WDT Reset during normal operation | | 0000h | 11 0111 | No |
| WDT Reset during SLEEP ⁽³⁾ | | 0000h | 11 0011 | Yes ⁽²⁾ |
| Interrupt Wake-up from SLEEP | GLINTD is set | PC + 1 | 11 1011 | Yes ⁽²⁾ |
| | GLINTD is clear | PC + 1 ⁽¹⁾ | 10 1011 | Yes ⁽²⁾ |

Legend: u = unchanged, x = unknown, - = unimplemented, read as '0'

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.

2: The OST is only active (on wake-up) when the oscillator is configured for XT or LF modes.

- **3:** The Program Counter = 0; that is, the device branches to the RESET vector and places SFRs in WDT Reset states. This is different from the mid-range devices.
- 4: When BODEN is enabled, else the BOR status bit is unknown.

^{© 1998-2013} Microchip Technology Inc.

7.7 Program Counter Module

The Program Counter (PC) is a 16-bit register. PCL, the low byte of the PC, is mapped in the data memory. PCL is readable and writable just as is any other register. PCH is the high byte of the PC and is not directly addressable. Since PCH is not mapped in data or program memory, an 8-bit register PCLATH (PC high latch) is used as a holding latch for the high byte of the PC. PCLATH is mapped into data memory. The user can read or write PCH through PCLATH.

The 16-bit wide PC is incremented after each instruction fetch during Q1 unless:

- Modified by a GOTO, CALL, LCALL, RETURN, RETLW, or RETFIE instruction
- · Modified by an interrupt response
- Due to destination write to PCL by an instruction

"Skips" are equivalent to a forced NOP cycle at the skipped address.

Figure 7-7 and Figure 7-8 show the operation of the program counter for various situations.

FIGURE 7-7: PROGRAM COUNTER OPERATION



FIGURE 7-8: PROGRAM COUNTER USING THE CALL AND GOTO INSTRUCTIONS



Using Figure 7-7, the operations of the PC and PCLATH for different instructions are as follows:

- a) <u>LCALL instructions</u>: An 8-bit destination address is provided in the instruction (opcode). PCLATH is unchanged.
 PCLATH → PCH
 Opcode<7:0> → PCL
- b) Read instructions on PCL: Any instruction that reads PCL. PCL \rightarrow data bus \rightarrow ALU or destination PCH \rightarrow PCLATH
- c) Write instructions on PCL: Any instruction that writes to PCL.
 8-bit data → data bus → PCL PCLATH → PCH
- d) <u>Read-Modify-Write instructions on PCL:</u> Any instruction that does a read-write-modify operation on PCL, such as ADDWF PCL. Read: PCL → data bus → ALU Write: 8-bit result → data bus → PCL
- PCLATH \rightarrow PCH e) <u>RETURN instruction:</u> Stack<MRU> \rightarrow PC<15:0>

Using Figure 7-8, the operation of the PC and PCLATH for GOTO and CALL instructions is as follows:

<u>CALL, GOTO instructions</u>: A 13-bit destination address is provided in the instruction (opcode). Opcode<12:0> \rightarrow PC<12:0> PC<15:13> \rightarrow PCLATH<7:5> Opcode<12:8> \rightarrow PCLATH<4:0>

The read-modify-write only affects the PCL with the result. PCH is loaded with the value in the PCLATH. For example, ADDWF PCL will result in a jump within the current page. If PC = 03F0h, WREG = 30h and PCLATH = 03h before instruction, PC = 0320h after the instruction. To accomplish a true 16-bit computed jump, the user needs to compute the 16-bit destination address, write the high byte to PCLATH and then write the low value to PCL.

The following PC related operations do not change PCLATH:

- a) LCALL, RETLW, and RETFIE instructions.
- b) Interrupt vector is forced onto the PC.
- c) Read-modify-write instructions on PCL (e.g. BSF PCL).

10.9 PORTJ and DDRJ Registers (PIC17C76X only)

PORTJ is an 8-bit wide, bi-directional port. The corresponding data direction register is DDRJ. A '1' in DDRJ configures the corresponding port pin as an input. A '0' in the DDRJ register configures the corresponding port pin as an output. Reading PORTJ reads the status of the pins, whereas writing to PORTJ will write to the respective port latch.

PORTJ is a general purpose I/O port.

EXAMPLE 10-9: INITIALIZING PORTJ

| MOVLB | 8 | ; | Select Bank 8 |
|-------|--------|----|--------------------------|
| CLRF | PORTJ, | F; | Initialize PORTJ data |
| | | ; | latches before setting |
| | | ; | the data direction |
| | | ; | register |
| MOVLW | 0xCF | ; | Value used to initialize |
| | | ; | data direction |
| MOVWF | DDRJ | ; | Set RJ<3:0> as inputs |
| | | ; | RJ<5:4> as outputs |
| | | ; | RJ<7:6> as inputs |
| | | | |





14.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULES

Each USART module is a serial I/O module. There are two USART modules that are available on the PIC17C7XX. They are specified as USART1 and USART2. The description of the operation of these modules is generic in regard to the register names and pin names used. Table 14-1 shows the generic names that are used in the description of operation and the actual names for both USART1 and USART2. Since the control bits in each register have the same function, their names are the same (there is no need to differentiate).

The Transmit Status and Control Register (TXSTA) is shown in Figure 14-1, while the Receive Status and Control Register (RCSTA) is shown in Figure 14-2.

TABLE 14-1: USART MODULE GENERIC NAMES

| Generic Name | USART1 Name | USART2 Name | | | | |
|------------------------|-------------|-------------|--|--|--|--|
| Registers | | | | | | |
| RCSTA | RCSTA1 | RCSTA2 | | | | |
| TXSTA | TXSTA1 | TXSTA2 | | | | |
| SPBRG | SPBRG1 | SPBRG2 | | | | |
| RCREG | RCREG1 | RCREG2 | | | | |
| TXREG | TXREG1 | TXREG2 | | | | |
| Interrupt Control Bits | | | | | | |
| RCIE | RC1IE | RC2IE | | | | |
| RCIF | RC1IF | RC2IF | | | | |
| TXIE | TX1IE | TX2IE | | | | |
| TXIF | TX1IF | TX2IF | | | | |
| Pins | | | | | | |
| RX/DT | RA4/RX1/DT1 | RG6/RX2/DT2 | | | | |
| TX/CK | RA5/TX1/CK1 | RG7/TX2/CK2 | | | | |

REGISTER 14-1: TXSTA1 REGISTER (ADDRESS: 15h, BANK 0) TXSTA2 REGISTER (ADDRESS: 15h, BANK 4)

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R-1 | R/W-x | |
|---------|--|--|-------------|--------------|---------------|-----------------|-----------------|--------|--|
| | CSRC | TX9 | TXEN | SYNC | _ | — | TRMT | TX9D | |
| | bit 7 | | | | | | | bit 0 | |
| | | | | | | | | | |
| bit 7 | CSRC: Clo | ock Source Se | lect bit | | | | | | |
| | <u>Synchronc</u> 1 = Master 0 = Slave | <u>Synchronous mode:</u> 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source) | | | | | | | |
| | <u>Asynchron</u> Don't care | ious mode: | | | | | | | |
| bit 6 | TX9 : 9-bit 1 = Select: 0 = Select: | TX9 : 9-bit Transmit Select bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission | | | | | | | |
| bit 5 | TXEN : Tra 1 = Transr 0 = Transr SREN/CR | TXEN : Transmit Enable bit 1 = Transmit enabled 0 = Transmit disabled SREN/CREN overrides TXEN in SYNC mode | | | | | | | |
| bit 4 | SYNC: USART Mode Select bit (Synchronous/Asynchronous) 1 = Synchronous mode 0 = Asynchronous mode | | | | | | | | |
| bit 3-2 | Unimplem | Unimplemented: Read as '0' | | | | | | | |
| bit 1 | TRMT : Transmit Shift Register (TSR) Empty bit 1 = TSR empty 0 = TSR full | | | | | | | | |
| bit 0 | TX9D : 9th | bit of Transmi | t Data (can | be used to | calculate the | e parity in sof | tware) | | |
| | Legend: | | | | | | | | |
| | R = Reada | able bit | W = W | /ritable bit | U = Unir | nplemented b | oit, read as 'C |)' | |
| | - n = Value | at POR Rese | et '1' = B | it is set | '0' = Bit | is cleared | x = Bit is ur | nknown | |

14.4 USART Synchronous Slave Mode

The Synchronous Slave mode differs from the Master mode, in the fact that the shift clock is supplied externally at the TX/CK pin (instead of being supplied internally in the Master mode). This allows the device to transfer or receive data in the SLEEP mode. The Slave mode is entered by clearing the CSRC (TXSTA<7>) bit.

14.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the SYNC Master and Slave modes are identical except in the case of the SLEEP mode.

If two words are written to TXREG and then the SLEEP instruction executes, the following will occur. The first word will immediately transfer to the TSR and will transmit as the shift clock is supplied. The second word will remain in TXREG. TXIF will not be set. When the first word has been shifted out of TSR, TXREG will transfer the second word to the TSR and the TXIF flag will now be set. If TXIE is enabled, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, then the program will branch to the interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. Clear the CREN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 6. Start transmission by loading data to TXREG.
- 7. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN), allows transmission to start sooner than doing these two events in the reverse order.



14.4.2 USART SYNCHRONOUS SLAVE RECEPTION

Operation of the Synchronous Master and Slave modes are identical except in the case of the SLEEP mode. Also, SREN is a "don't care" in Slave mode.

If receive is enabled (CREN) prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR will transfer the data to RCREG (setting RCIF) and if the RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. If interrupts are desired, then set the RCIE bit.
- 3. If 9-bit reception is desired, then set the RX9 bit.
- 4. To enable reception, set the CREN bit.
- The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 6. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading RCREG.
- 8. If any error occurred, clear the error by clearing the CREN bit.

Note: To abort reception, either clear the SPEN bit, or the CREN bit (when in Continuous Receive mode). This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

| | | | | | | • | • | • | |
|-------|--|--|--|---|---|-----------------------------|-------------------------------|------------|--|
| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | |
| | bit 7 | | | | | | | bit 0 | |
| bit 7 | GCEN : General Call Enable bit (in I^2C Slave mode only) 1 = Enable interrupt when a general call address (0000h) is received in the SSPSR | | | | | | | | |
| hit 6 | | ai cali auures: • Δcknowledge | s Status hit | (in I ² C Maste | ar mode only | ı) | | | |
| Dit O | <u>In Master</u> 1 = Ackno 0 = Ackno | In Master Transmit mode: 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave | | | | | | | |
| bit 5 | ACKDT: A | kcknowledge D | Data bit (in l ² | ² C Master me | ode only) | | | | |
| | In Master Value that receive. 1 = Not Ac 0 = Ackno | Receive mode will be transm cknowledge wledge | <u>e:</u> nitted when t | the user initia | ates an Ackr | nowledge see | quence at th | e end of a | |
| bit 4 | ACKEN: A | Acknowledge S | Sequence E | nable bit (in | I ² C Master r | node only) | | | |
| | In Master 1 = Initiate Autom 0 = Ackno | Receive mode Acknowledge atically cleare wledge seque | <u>e:</u> e sequence d by hardwa nce idle | on SDA and are. | SCL pins ar | nd transmit A | KDT data bi | t. | |
| | Note: | If the I ² C mo | dule is not i | in the IDLE n | node, this bi | t may not be | set (no spo | oling) and | |
| | | the SSPBUF | may not be | e written (or v | vrites to the | SSPBUF are | e disabled). | | |
| bit 3 | RCEN: Re 1 = Enable 0 = Receiv | eceive Enable es Receive mo ve idle | bit (in I ² C N ode for I ² C | laster mode | only) | | | | |
| | Note: | If the I ² C mo the SSPBUF | dule is not i may not be | in the IDLE n written (or v | node, this bi vrites to the | t may not be SSPBUF are | e set (no spo e disabled). | oling) and | |
| bit 2 | PEN: STC | P Condition E | nable bit (ir | n I ² C Master | mode only) | | | | |
| | <u>SCK Rele</u> 1 = Initiate 0 = STOP | ase Control: STOP condit condition idle | ion on SDA | and SCL pir | is. Automati | cally cleared | by hardware | Э. | |
| | Note: | If the I ² C mo the SSPBUF | dule is not i may not be | in the IDLE n written (or v | node, this bi vrites to the | t may not be SSPBUF are | e set (no spo e disabled). | oling) and | |
| bit 1 | RSEN : Re 1 = Initiate 0 = Repea | epeated Start C e Repeated Sta ated Start conc | Condition Er art condition lition idle | nabled bit (in on SDA and | I ² C Master I SCL pins. <i>I</i> | mode only) Automatically | / cleared by | hardware. | |
| | Note: | If the I ² C mo the SSPBUF | dule is not i may not be | in the IDLE n written (or v | node, this bi vrites to the | t may not be SSPBUF are | set (no spo disabled). | oling) and | |
| bit 0 | SEN: STA 1 = Initiate 0 = STAR | RT Condition START cond T condition idle | Enabled bit ition on SD/ e. | (In I ² C Mast A and SCL pi | er mode onl ns. Automa | y) tically cleare | d by hardwa | re. | |
| | Note: | If the I ² C mo the SSPBUF | dule is not i may not be | in the IDLE n written (or v | node, this bi vrites to the | t may not be SSPBUF are | e set (no spo e disabled). | oling) and | |
| | Legend: | | | | | | | | |
| | R = Read | able bit | W = W | ritable bit | U = Unim | plemented b | it, read as 'C | , | |

- n = Value at POR Reset '1' = Bit is set

REGISTER 15-3: SSPCON2: SYNC SERIAL PORT CONTROL REGISTER2 (ADDRESS 12h, BANK 6)

x = Bit is unknown

'0' = Bit is cleared

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address and if this will be a read or write data transfer.

The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON1<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

15.2.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data when required (slavetransmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (\overline{ACK}) pulse and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON1<6>) was set before the transfer was received.

If the BF bit is set, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF and SSPOV are set. Table 15-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101 of the Electrical Specifications.

15.3 Connection Considerations for I²C Bus

For standard mode I^2C bus devices, the values of resistors $R_p R_s$ in Figure 15-42 depends on the following parameters:

- Supply voltage
- Bus capacitance
- Number of connected devices (input current + leakage current)

The supply voltage limits the minimum value of resistor R_p due to the specified minimum sink current of 3 mA at VoL max = 0.4V for the specified output stages. For

example, with a supply voltage of VDD = $5V \pm 10\%$ and VOL max = 0.4V at 3 mA, $R_p \min$ = (5.5-0.4)/0.003 = 1.7 k Ω . VDD as a function of R_p is shown in Figure 15-42. The desired noise margin of 0.1 VDD for the low level, limits the maximum value of R_s . Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections and pins. This capacitance limits the maximum value of R_p due to the specified rise time (Figure 15-42).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register and controls the slew rate of the I/O pins when in I^2C mode (master or slave).

FIGURE 15-42: SAMPLE DEVICE CONFIGURATION FOR I²C BUS



16.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

- 8Tosc
- 32Tosc
- 64Tosc
- Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 16-1 and Table 16-2 show the resultant TAD times derived from the device operating frequencies and the A/D clock source selected. These times are for standard voltage range devices.

TABLE 16-1: TAD VS. DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (C))

| AD Clock S | Max Fosc | |
|------------|-------------|-------|
| Operation | ADCS1:ADCS0 | (MHz) |
| 8Tosc | 00 | 5 |
| 32Tosc | 01 | 20 |
| 64Tosc | 10 | 33 |
| RC | 11 | _ |

Note: When the device frequency is greater than 1 MHz, the RC A/D conversion clock source is only recommended for SLEEP operation.

TABLE 16-2: TAD VS. DEVICE OPERATING FREQUENCIES (EXTENDED VOLTAGE DEVICES (LC))

| AD Clock S | Max Fosc | |
|------------|-------------|-------|
| Operation | ADCS1:ADCS0 | (MHz) |
| 8Tosc | 00 | 2.67 |
| 32Tosc | 01 | 10.67 |
| 64Tosc | 10 | 21.33 |
| RC | 11 | _ |

Note: When the device frequency is greater than 1 MHz, the RC A/D conversion clock source is only recommended for SLEEP operation.

16.3 Configuring Analog Port Pins

The ADCON1, and DDR registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding DDR bits set (input). If the DDR bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the DDR bits.

- Note 1: When reading the port register, any pin configured as an analog input channel will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN15:AN0 pins), may cause the input buffer to consume current that is out of the devices specification.

16.4 A/D Conversions

Example 16-2 shows how to perform an A/D conversion. The PORTF and lower four PORTG pins are configured as analog inputs. The analog references (VREF+ and VREF-) are the device AVDD and AVSS. The A/D interrupt is enabled, and the A/D conversion clock is FRC. The conversion is performed on the RG3/AN0 pin (channel 0).

| Note: | The GO/DONE bit should NOT be set in |
|-------|---|
| | the same instruction that turns on the A/D. |

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/ D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started.

In Figure 16-4, after the GO bit is set, the first time segment has a minimum of TCY and a maximum of TAD.

| | MOVLB | 5 | ; | Bank 5 |
|---|-----------|--------------------|----|--|
| | CLRF | ADCON1, F | ; | Configure A/D inputs, All analog, TAD = Fosc/8, left just. |
| | MOVLW | 0x01 | ; | A/D is on, Channel 0 is selected |
| | MOVWF | ADCON0 | ; | |
| | MOVLB | 4 | ; | Bank 4 |
| | BCF | PIR2, ADIF | ; | Clear A/D interrupt flag bit |
| | BSF | PIE2, ADIE | ; | Enable A/D interrupts |
| | BSF | INTSTA, PEIE | ; | Enable peripheral interrupts |
| | BCF | CPUSTA, GLINTD | ; | Enable all interrupts |
| ; | | | | |
| ; | Ensure th | at the required sa | mp | ling time for the selected input channel has elapsed. |
| ; | Then the | conversion may be | st | arted. |
| ; | | | | |
| | MOVLB | 5 | ; | Bank 5 |
| | BSF | ADCON0, GO | ; | Start A/D Conversion |
| | : | | ; | The ADIF bit will be set and the GO/DONE bit |
| | : | | ; | is cleared upon completion of the A/D Conversion |

FIGURE 16-4: A/D CONVERSION TAD CYCLES



EXAMPLE 16-2: A/D CONVERSION

17.1 Configuration Bits

The PIC17CXXX has eight configuration locations (Table 17-1). These locations can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations. Any write to a configuration location, regardless of the data, will program that configuration bit. A TABLWT instruction and raising the MCLR/VPP pin to the programming voltage are both required to write to program memory locations. The configuration bits can be read by using the TABLRD instructions. Reading any configuration location between FE00h and FE07h will read the low byte of the configuration word (Figure 17-1) into the TAB-LATL register. The TABLATH register will be FFh. Reading a configuration location between FE08h and FE0Fh will read the high byte of the configuration word into the TABLATL register. The TABLATH register will be FFh.

Addresses FE00h through FE0Fh are only in the program memory space for Microcontroller and Code Protected Microcontroller modes. A device programmer will be able to read the configuration word in any processor mode. See programming specifications for more detail.

TABLE 17-1: CONFIGURATION LOCATIONS

| Bit | Address |
|--------|---------|
| FOSC0 | FE00h |
| FOSC1 | FE01h |
| WDTPS0 | FE02h |
| WDTPS1 | FE03h |
| PM0 | FE04h |
| PM1 | FE06h |
| BODEN | FE0Eh |
| PM2 | FE0Fh |

| Note: | When programming the desired configura- |
|-------|---|
| | tion locations, they must be programmed |
| | in ascending order, starting with address |
| | FE00h. |

17.2 Oscillator Configurations

17.2.1 OSCILLATOR TYPES

The PIC17CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LF Low Power Crystal
- XT Crystal/Resonator
- EC External Clock Input
- RC Resistor/Capacitor

For information on the different oscillator types and how to use them, please refer to Section 4.0.

PIC17C7XX

| DCF | SNZ | Decreme | Decrement f, skip if not 0 | | | | |
|--------------|--|--|---|----------------------|------------------------|--|--|
| Synt | ax: | [<i>label</i>] D | [<i>label</i>] DCFSNZ f,d | | | | |
| Ope | rands: | $0 \le f \le 25$ $d \in [0,1]$ | $\begin{array}{l} 0 \leq f \leq 255 \\ d \in \left[0,1\right] \end{array}$ | | | | |
| Ope | ration: | (f) – 1 \rightarrow skip if no | (dest); t 0 | | | | |
| Statu | us Affected: | None | | | | | |
| Enco | oding: | 0010 | 011d | ffff | ffff | | |
| Desc | cription: | The conte mented. If WREG. If back in reg If the resu tion, which carded an making it c | The contents of register 'f' are decre- mented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f'. If the result is not 0, the next instruc- tion, which is already fetched is dis- carded and a NOP is executed instead, | | | | |
| Mor | de | 1 | a two-cyc | | 011. | | |
| Cycl | us. | 1(2) | 1(2) | | | | |
| | vcle Activity: | 1(2) | | | | | |
| ~ • <u>·</u> | Q1 | Q2 | Q | 3 | Q4 | | |
| | Decode | Read register 'f' | Proc Da | ess v ta de | Write to estination | | |
| lf ski | ip: | | • | • | | | |
| | Q1 | Q2 | Q | 3 | Q4 | | |
| | No operation | No operation | No opera | o ation o | No peration | | |
| <u>Exar</u> | <u>mple</u> : | HERE ZERO NZERO | DCFSNZ : | TEMP, | 1 | | |
| | Before Instru TEMP_V | iction ALUE = | ? | | | | |
| | After Instruct TEMP_V If TEMP_ PC If TEMP_ PC | ion ALUE = _VALUE = _ _VALUE ≠ = | TEMF 0; Addre 0; Addre | P_VALUE ess (zerc | - 1,)) 20) | | |

| GOT | ю | Uncondit | Unconditional Branch | | | | |
|-------|-----------------|--|--|--|--|--|--|
| Synt | ax: | [label] | GOTO | k | | | |
| Ope | rands: | $0 \le k \le 81$ | 91 | | | | |
| Ope | ration: | k → PC<1 k<12:8> - PC<15:13 | $k \rightarrow PC<12:0>;$ $k<12:8> \rightarrow PCLATH<4:0>,$ $PC<15:13> \rightarrow PCLATH<7:5>$ | | | | |
| Statu | us Affected: | None | | | | | |
| Enco | oding: | 110k | kkkk | kkk | k kkkk | | |
| Dest | | anywhere w The thirtee loaded into upper eight PCLATH. (instruction. | vithin an a n-bit imm PC bits < bits of P GOTO is a | 8K pag ediate <12:0> C are Iways | ye boundary. value is . Then the loaded into a two-cycle | | |
| Wor | ds: | 1 | 1 | | | | |
| Cycl | es: | 2 | 2 | | | | |
| QC | vcle Activity: | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | |
| | Decode | Read literal 'k' | Proce Data | ess a | Write to PC | | |
| | No operation | No operation | No operat | ion | No operation | | |

Example:

After Instruction

PC = Address (THERE)

GOTO THERE

| IORWF | Inclusive | Inclusive OR WREG with f | | | | | |
|--|---|--|------------|-----------------------|--|--|--|
| Syntax: | [label] | IORWF | f,d | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$ | $\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$ | | | | | |
| Operation: | (WREG) . | OR. (f) \rightarrow | (dest) | | | | |
| Status Affected: | Z | | | | | | |
| Encoding: | 0000 | 100d | ffff | ffff | | | |
| Description: | Inclusive O 'd' is 0, the 'd' is 1, the register 'f'. | Inclusive OR WREG with register 'f'. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f'. | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Q Cycle Activity: | | | | | | | |
| Q1 | Q2 | Q3 | | Q4 | | | |
| Decode | Read register 'f' | Proces Data | s V de: | Vrite to stination | | | |
| Example: Before Instruct RESULT WREG After Instructi RESULT WREG | IORWF RJ ction = 0x13 = 0x91 on = 0x13 = 0x93 | ESULT, O | | | | | |

| LCA | LL | Long Cal | Long Call | | | | |
|-------------|--------------------------------|--|--|---------------------|----------------------|--|--|
| Synt | ax: | [label] | [<i>label</i>] LCALL k | | | | |
| Ope | rands: | $0 \le k \le 25$ | $0 \le k \le 255$ | | | | |
| Ope | ration: | $\begin{array}{l} PC + 1 \rightarrow \\ k \rightarrow PCL, \end{array}$ | TOS; (PCLAT | ⁻ H) → I | РСН | | |
| Statu | us Affected: | None | | | | | |
| Enco | oding: | 1011 | 0111 | kkkk | kkkk | | |
| Des | cription: | LCALL allo tine call to a program me First, the re pushed ont nation addr program co the destina in the instru PC are load latch, PCLA | LCALL allows an unconditional subrou- tine call to anywhere within the 64K program memory space. First, the return address (PC + 1) is pushed onto the stack. A 16-bit desti- nation address is then loaded into the program counter. The lower 8-bits of the destination address are embedded in the instruction. The upper 8-bits of PC are loaded from PC high holding latch, PCLATH. | | | | |
| Wor | ds: | 1 | 1 | | | | |
| Cycl | es: | 2 | | | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 | Q2 | Q | 3 | Q4 | | |
| | Decode | Read literal 'k' | Proce Dat | ess a r | Write egister PCL | | |
| | No operation | No operation | No opera |) tion | No operation | | |
| <u>Exar</u> | <u>mple</u> : Before lostri | MOVLW H MOVPF W LCALL L | MOVLW HIGH (SUBROUTINE) MOVPF WREG, PCLATH LCALL LOW (SUBROUTINE) | | | | |
| | SUBROUT PC | IINE = 16 $= ?$ | -bit Addr | ess | | | |
| | After Instruct PC | tion = Ad | ldress (| SUBROU | JTINE) | | |

PIC17C7XX

| NEG | W | Negate W | 1 | | | | | |
|----------------------|-----------------------|--|---|------------------------------|--|--|--|--|
| Synt | ax: | [<i>label</i>] N | IEGW | f,s | | | | |
| Ope | rands: | 0 ≤ f ≤ 25 s ∈ [0,1] | $\begin{array}{l} 0 \leq f \leq 255 \\ s \in [0,1] \end{array}$ | | | | | |
| Ope | ration: | WREG + WREG + | $\frac{\overline{WREG}}{WREG} + 1 \rightarrow (f);$ WREG + 1 \rightarrow s | | | | | |
| Statu | us Affected: | OV, C, D0 | OV, C, DC, Z | | | | | |
| Enco | oding: | 0010 | 110s | ffff | ffff | | | |
| Deso | cription: | WREG is n ment. If 's' WREG and 's' is 1, the memory loo | WREG is negated using two's comple- ment. If 's' is 0, the result is placed in WREG and data memory location 'f'. If 's' is 1, the result is placed only in data memory location 'f'. | | | | | |
| Wor | ds: | 1 | 1 | | | | | |
| Cycl | es: | 1 | 1 | | | | | |
| QC | cle Activity: | | | | | | | |
| | Q1 | Q2 | Q | 3 | Q4 | | | |
| Decode | | Read register 'f' | Proce Dat | ess a re ar sp r | Write gister 'f' nd other pecified egister | | | |
| | | | • | | | | | |
| Example: NEGW REG, 0 | | | | | | | | |
| | Before Instru WREG | iction = 0011 : | 1010 [0x : | 3A], | | | | |

| NOF |) | No Opera | No Operation | | | | | |
|-----------|----------------|-----------------|---------------|-----------------|---|-----------------|--|--|
| Synt | ax: | [label] | [label] NOP | | | | | |
| Ope | rands: | None | None | | | | | |
| Ope | ration: | No opera | tion | | | | | |
| Statu | us Affected: | None | None | | | | | |
| Encoding: | | 0000 | 0000 | 000 | 0 | 0000 | | |
| Desc | cription: | No operati | No operation. | | | | | |
| Wor | ds: | 1 | 1 | | | | | |
| Cycl | es: | 1 | 1 | | | | | |
| QC | vcle Activity: | | | | | | | |
| Q1 | | Q2 | Q3 | Q3 | | Q4 | | |
| | Decode | No operation | No opera | No operation | | No operation | | |

Example:

None.

| WREG REG | = = | 0011 1010 | 1010 [0x3A] , 1011 [0xAB] |
|----------------|--------|--------------|--|
| After Instruct | ion | | |
| WREG | = | 1100 | 0110 [0xC6] |
| REG | = | 1100 | 0110 [0xC6] |

PIC17C7XX

| TABLWT | Table W | rite | |
|-------------------|-------------|-----------|-----------|
| Example1: | TABLWT | 1, 1, | REG |
| Before Instruc | tion | | |
| REG | | = | 0x53 |
| TBLATH | | = | 0xAA |
| TBLATL | | = | 0x55 |
| TBLPTR | | = | 0xA356 |
| MEMORY(| TBLPTR) | = | 0xFFFF |
| After Instruction | on (table w | vrite cor | npletion) |
| REG | | = | 0x53 |
| TBLATH | | = | 0x53 |
| TBLATL | | = | 0x55 |
| TBLPTR | | = | 0xA357 |
| MEMORY(| TBLPTR - | 1) = | 0x5355 |
| Example 2: | TABLWT | 0, 0, | REG |
| Before Instruc | tion | | |
| REG | | = | 0x53 |
| TBLATH | | = | 0xAA |
| TBLATL | | = | 0x55 |
| TBLPTR | | = | 0xA356 |
| MEMORY(| TBLPTR) | = | 0xFFFF |
| After Instruction | on (table w | vrite cor | npletion) |
| REG | | = | 0x53 |
| TBLATH | | = | 0xAA |
| TBLATL | | = | 0x53 |
| TBLPTR | | = | 0xA356 |
| MEMORY(| TBLPTR) | = | 0xAA53 |
| | | | |
| Program | | | Det |
| , iogiani | 15 | | 0 Da |



| TLR | D | Table | Table Latch Read | | | | | |
|-------------|-------------------|--------------------------------------|---|------------------------------------|----------------------------|-----------------------|----------------------|--|
| Synt | ax: | [labe | /] TI | _RD t,f | | | | |
| Operands: | | 0 ≤ f ≤ t ∈ [0, | $\begin{array}{l} 0 \leq f \leq 255 \\ t \in [0,1] \end{array}$ | | | | | |
| Operation: | | lf t = (TBLA lf t = ^ TBLA | If t = 0, TBLATL \rightarrow f; If t = 1, TBLATH \rightarrow f | | | | | |
| Statu | us Affected: | None | | | | | | |
| Enco | oding: | 101 | 0 | 00tx | fff | f | ffff | |
| Des | cription: | Read (TBLA is unat | data fr T) into ffected | om 16-t file reg l. | oit tabl ister 'f | le lat '. Ta | ch ble Latch | |
| | | If $t = 1$ If $t = 0$ | ; nign · low h | byte is r | ead | | | |
| | | This in with T gram r | structi ABLRD | ion is us to trans ry to dat | sed in sfer da a mer | conj ata f nory | unction rom pro- | |
| Wor | ds: | 1 | | | | | | |
| Cycl | es: | 1 | | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | | Q3 | 5 | Q4 | | |
| | Decode | Read regist TBLATI TBLA | 1 er H or TL | Process Data | | Write register 'f' | | |
| <u>Exar</u> | <u>mple</u> : | TLRD | t | , RAM | | | | |
| | Before Instru | uction | | | | | | |
| | t DAM | = 0 | | | | | | |
| | TBLAT | = 9 = 0x |)0AF | (TBLA (TBLA | TH = (| 0x00 0xAF |)) ⁻) | |
| | After Instruc | tion | | | | | | |
| | RAM TBLAT | = 0x/ = 0x/ | AF DOAF | (TBLA (TBLA | TH = (| 0x00 0xAF |)) ⁻) | |
| | Before Instru | uction | | | | | | |
| | t | = 1 | | | | | | |
| | RAM TBLAT | = ? = 0x(|)0AF | (TBLA (TBLA | TH = (| 0x00 0xAF |)) ⁻) | |
| | After Instruc | tion | | | | | | |
| | RAM TBLAT | = 0x0 = 0x0 | 00 00AF | (TBLA (TBLA | TH = TL = (| 0x00 0xAF |)) | |
| | Program Memory | | 5 TBL | .PTR | | M | Data emory | |
| | | | 5 8 | | | | | |
| | 16 bits | | L TB | | | 8 | 3 bits | |

© 1998-2013 Microchip Technology Inc.

FIGURE 20-5: PARAMETER MEASUREMENT INFORMATION



Package Marking Information (Cont.)

84-Lead PLCC



Example

