



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	16KB (8K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	678 × 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.23x24.23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17lc752t-08-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Overview	7
2.0	Device Varieties	9
3.0	Architectural Overview	11
4.0	On-chip Oscillator Circuit	17
5.0	Reset	23
6.0	Interrupts	33
7.0	Memory Organization	43
8.0	Table Reads and Table Writes	59
9.0	Hardware Multiplier	67
10.0	I/O Ports	71
11.0	Overview of Timer Resources	95
12.0	Timer0	97
13.0	Timer1, Timer2, Timer3, PWMs and Captures 1	01
14.0	Universal Synchronous Asynchronous Receiver Transmitter (USART) Modules1	17
15.0	Master Synchronous Serial Port (MSSP) Module	33
16.0	Analog-to-Digital Converter (A/D) Module 1	79
17.0	Special Features of the CPU1	91
18.0	Instruction Set Summary1	97
19.0	Development Support	233
20.0	PIC17C7XX Electrical Characteristics	239
21.0	PIC17C7XX DC and AC Characteristics	267
22.0	Packaging Information	281
Appendix /	A: Modifications	287
Appendix	B: Compatibility2	287
Appendix	C: What's New	288
Appendix	D: What's Changed2	288
Index		289
On-Line S	upport2	299
Reader Re	esponse	300
Product Id	entification System	301

5.1.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: First, the internal POR signal goes high when the POR trip point is reached. If MCLR is high, then both the OST and PWRT timers start. In general, the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 5-1 shows the times that are associated with the oscillator configuration. Figure 5-5 and Figure 5-6 display these time-out sequences.

If the device voltage is not within electrical specification at the end of a time-out, the MCLR/VPP pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

The time-out sequence begins from the first rising edge of $\overline{\text{MCLR}}$.

Table 5-3 shows the RESET conditions for some special registers, while Table 5-4 shows the initialization conditions for all the registers.

TABLE 5-1: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	POR, BOR	Wake-up from SLEEP	MCLR Reset
XT, LF	Greater of: 96 ms or 1024Tosc	1024Tosc	—
EC, RC	Greater of: 96 ms or 1024Tosc	—	—

TABLE 5-2: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR ⁽¹⁾	то	PD	Event
0	0	1	1	Power-on Reset
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP
1	1	0	1	WDT Reset during normal operation
1	1	0	0	WDT Wake-up during SLEEP
1	1	1	1	MCLR Reset during normal operation
1	0	1	1	Brown-out Reset
0	0	0	x	Illegal, TO is set on POR
0	0	x	0	Illegal, PD is set on POR
х	x	1	1	CLRWDT instruction executed

Note 1: When BODEN is enabled, else the BOR status bit is unknown.

TABLE 5-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER

Event		PCH:PCL	CPUSTA ⁽⁴⁾	OST Active
Power-on Reset		0000h	11 1100	Yes
Brown-out Reset		0000h	11 1110	Yes
MCLR Reset during normal oper	ration	0000h	11 1111	No
MCLR Reset during SLEEP		0000h	11 1011	Yes ⁽²⁾
WDT Reset during normal opera	ation	0000h	11 0111	No
WDT Reset during SLEEP ⁽³⁾		0000h	11 0011	Yes ⁽²⁾
Interrupt Wake-up from SLEEP	GLINTD is set	PC + 1	11 1011	Yes ⁽²⁾
	GLINTD is clear	PC + 1 ⁽¹⁾	10 1011	Yes ⁽²⁾

Legend: u = unchanged, x = unknown, - = unimplemented, read as '0'

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.

2: The OST is only active (on wake-up) when the oscillator is configured for XT or LF modes.

- **3:** The Program Counter = 0; that is, the device branches to the RESET vector and places SFRs in WDT Reset states. This is different from the mid-range devices.
- 4: When BODEN is enabled, else the BOR status bit is unknown.

^{© 1998-2013} Microchip Technology Inc.

EXAMPLE 6-2: SAVING STATUS AND WREG IN RAM (NESTED)

; The addresses that are used to store the CPUSTA and WREG values must be in the data memory ; address range of 1Ah - 1Fh. Up to 6 locations can be saved and restored using the MOVFP ; instruction. This instruction neither affects the status bits, nor corrupts the WREG register. ; This routine uses the FRSO, so it controls the FS1 and FSO bits in the ALUSTA register. Nobank FSR EOU 0x40 Bank FSR EQU 0x41 ALU_Temp EQU 0x42 0x43 WREG TEMP EQU BSR S1 EQU 0x01A ; 1st location to save BSR 0x01B BSR S2 EQU ; 2nd location to save BSR (Label Not used in program) BSR S3 EQU 0x01C ; 3rd location to save BSR (Label Not used in program) BSR S4 EQU 0x01D ; 4th location to save BSR (Label Not used in program) 0x01E BSR_S5 EQU ; 5th location to save BSR (Label Not used in program) 0x01F ; 6th location to save BSR (Label Not used in program) BSR_S6 EOU INITIALIZATION CALL CLEAR RAM ; Must Clear all Data RAM INIT_POINTERS ; Must Initialize the pointers for POP and PUSH CLRF BSR, F ; Set All banks to 0 CLRF ALUSTA, F ; FSR0 post increment BSF ALUSTA, FS1 CLRF WREG, F ; Clear WREG MOVLW BSR S1 ; Load FSR0 with 1st address to save BSR MOVWF FSR0 MOVWF Nobank FSR MOVLW 0x20 MOVWF Bank_FSR : ; Your code : : ; At Interrupt Vector Address PUSH BSF ALUSTA, FSO ; FSR0 has auto-increment, does not affect status bits BCF ALUSTA, FS1 ; does not affect status bits MOVFP BSR, INDF0 ; No Status bits are affected CLRF BSR, F ; Peripheral and Data RAM Bank 0 No Status bits are affected MOVPF ALUSTA, ALU_Temp ; MOVPF FSR0, Nobank_FSR ; Save the FSR for BSR values WREG, WREG TEMP MOVPF ; ; Restore FSR value for other values MOVFP Bank_FSR, FSR0 MOVFP ALU_Temp, INDF0 ; Push ALUSTA value MOVFP WREG TEMP, INDFO ; Push WREG value MOVFP PCLATH, INDF0 ; Push PCLATH value MOVPF FSR0, Bank FSR ; Restore FSR value for other values MOVFP Nobank FSR, FSR0 ; ; ; Interrupt Service Routine (ISR) code : ; POP CLRF ALUSTA, F ; FSR0 has auto-decrement, does not affect status bits MOVFP Bank FSR, FSR0 ; Restore FSR value for other values FSR0, F DECF ; ; Pop PCLATH value MOVFP INDF0, PCLATH ; Pop WREG value MOVFP INDF0, WREG ; FSR0 does not change BSF ALUSTA, FS1 MOVPF INDF0, ALU Temp ; Pop ALUSTA value MOVPF FSR0, Bank FSR ; Restore FSR value for other values Nobank_FSR, F DECF ; MOVFP Nobank FSR, FSR0 ; Save the FSR for BSR values ALU Temp, ALUSTA MOVFP ; MOVFP INDF0, BSR ; No Status bits are affected RETFIE ; Return from interrupt (enable interrupts)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
Bank 6	•		•								
10h	SSPADD	SSP Addre	ess Register	in I ² C Slave	e mode. SSF	Baud Rate	Reload Regi	ster in I ² C Ma	aster mode	0000 0000	0000 0000
11h	SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
12h	SSPCON2	GCEN	AKSTAT	AKDT	AKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
13h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
14h	SSPBUF	Synchrono	ous Serial Po	ort Receive E	Buffer/Transr	nit Register		•	•	xxxx xxxx	uuuu uuuu
15h	Unimplemented	_	—	—	—	_	—	—	_		
16h	Unimplemented	_	_	_	_	_	_	_	_		
17h	Unimplemented	_	_		_	_	_	_	_		
Bank 7	•					•			•		
10h	PW3DCL	DC1	DC0	TM2PW3	_	_	_	_	_	xx0	uu0
11h	PW3DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
12h	CA3L	Capture3 I	_ow Byte							xxxx xxxx	uuuu uuuu
13h	САЗН	Capture3 I								xxxx xxxx	uuuu uuuu
14h	CA4L	Capture4 I	_ow Byte							xxxx xxxx	uuuu uuuu
15h	CA4H	Capture4 I	High Byte							xxxx xxxx	uuuu uuuu
16h	TCON3		CA40VF	CA30VF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000
17h	Unimplemented	_		_		_	_	_	_		
Bank 8 ⁽³⁾						•			•		
10h ⁽³⁾	DDRH	Data Direc	tion Registe	r for PORTH	1					1111 1111	1111 1111
	PORTH ⁽⁴⁾	RH7/ AN15	RH6/ AN14	RH5/ AN13	RH4/ AN12	RH3	RH2	RH1	RH0	xxxx xxxx	uuuu uuuu
12h ⁽³⁾	DDRJ	Data Direc	tion Registe	r for PORTJ						1111 1111	1111 1111
13h ⁽³⁾	PORTJ ⁽⁴⁾	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	xxxx xxxx	uuuu uuuu
14h ⁽³⁾	Unimplemented	_	_	_	_	_		_	_		
15h ⁽³⁾	Unimplemented		_	_	_	_	_	_	_		
16h ⁽³⁾	Unimplemented			_	_	_	_	_	_		
17h ⁽³⁾	Unimplemented			_		_			_		
Unbanke			1								
18h	PRODL	Low Byte of	of 16-bit Pro	duct (8 x 8 F	lardware Mu	ltiply)				XXXX XXXX	uuuu uuuu
19h	PRODH	-			Hardware Mu					xxxx xxxx	uuuu uuuu

SPECIAL FUNCTION REGISTERS (CONTINUED) TABLE 7-3

Shaded cells are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose

contents are updated from, or transferred to, the upper byte of the program counter.

2: The TO and PD status bits in CPUSTA are not affected by a MCLR Reset.

3: Bank 8 and associated registers are only implemented on the PIC17C76X devices.

4: This is the value that will be in the port output latch.

5: When the device is configured for Microprocessor or Extended Microcontroller mode, the operation of this port does not rely on these registers.

6: On any device RESET, these pins are configured as inputs.

8.2 Table Writes to External Memory

Table writes to external memory are always two-cycle instructions. The second cycle writes the data to the external memory location. The sequence of events for an external memory write are the same for an internal write.

8.2.1 TABLE WRITE CODE

The "i" operand of the TABLWT instruction can specify that the value in the 16-bit TBLPTR register is automatically incremented (for the next write). In Example 8-1, the TBLPTR register is not automatically incremented.

EXAMPLE 8-1: TABLE WRITE

CLRWDT		;	Clear WDT
MOVLW	HIGH (TBL_ADDR)	;	Load the Table
MOVWF	TBLPTRH	;	address
MOVLW	LOW (TBL_ADDR)	;	
MOVWF	TBLPTRL	;	
MOVLW	HIGH (DATA)	;	Load HI byte
TLWT	1, WREG	;	in TABLATH
MOVLW	LOW (DATA)	;	Load LO byte
TABLWT	0,0,WREG	;	in TABLATL
		;	and write to
		;	program memory
		;	(Ext. SRAM)

FIGURE 8-5: TABLWT WRITE TIMING (EXTERNAL MEMORY)



TABLE 10-11: PORTF FUNCTIONS

Name	Bit	Buffer Type	Function
RF0/AN4	bit0	ST	Input/output or analog input 4.
RF1/AN5	bit1	ST	Input/output or analog input 5.
RF2/AN6	bit2	ST	Input/output or analog input 6.
RF3/AN7	bit3	ST	Input/output or analog input 7.
RF4/AN8	bit4	ST	Input/output or analog input 8.
RF5/AN9	bit5	ST	Input/output or analog input 9.
RF6/AN10	bit6	ST	Input/output or analog input 10.
RF7/AN11	bit7	ST	Input/output or analog input 11.

Legend: ST = Schmitt Trigger input

TABLE 10-12: REGISTERS/BITS ASSOCIATED WITH PORTF

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
10h, Bank 5	DDRF	Data Dire	ection Reg	gister for P	ORTF					1111 1111	1111 1111
11h, Bank 5	PORTF	RF7/ AN11	RF6/ AN10	RF5/ AN9	RF4/ AN8	RF3/ AN7	RF2/ AN6	RF1/ AN5	RF0/ AN4	0000 0000	0000 0000
15h, Bank 5	ADCON1	ADCS1	ADCS0	ADFM	—	PCFG3	PCFG2	PCFG1	PCFG0	000- 0000	000- 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTF.

15.2.1.1 Addressing

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register on the falling edge of the 8th SCL pulse.
- b) The buffer full bit, BF, is set on the falling edge of the 8th SCL pulse.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR2<7>), is set (interrupt is generated if enabled) - on the falling edge of the 9th SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7- 9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF and UA are set).

- 5. Update the SSPADD register with the first (high) byte of Address. This will clear bit UA and release the SCL line.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

Note: Following the Repeated Start condition (step 7) in 10-bit mode, the user only needs to match the first 7-bit address. The user does not update the SSPADD for the second half of the address.

15.2.1.2 Slave Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON1<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR2<7>) must be cleared in software. The SSPSTAT register is used to determine the status of the received byte.

Note: The SSPBUF will be loaded if the SSPOV bit is set and the BF flag is cleared. If a read of the SSPBUF was performed, but the user did not clear the state of the SSPOV bit before the next receive occurred, the ACK is not sent and the SSP-BUF is updated.

	ts as Data s Received	SSPSR $ ightarrow$ SSPBUF	Generate ACK Pulse	Set bit SSPIF (SSP Interrupt occurs		
BF	SSPOV	r uise		if enabled)		
0	0	Yes	Yes	Yes		
1	0	No	No	Yes		
1	1	No	No	Yes		
0	1	Yes	No	Yes		

TABLE 15-2: DATA TRANSFER RECEIVED BYTE ACTIONS

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

FIGURE 15-32: STOP CONDITION FLOW CHART



16.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 16-6 shows the operation of the A/D result justification. The extra bits are loaded with '0's'. When an A/ D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8bit registers.

16.5 A/D Operation During SLEEP

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from

FIGURE 16-6: A/D RESULT JUSTIFICATION

SLEEP. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To allow the conversion to occur during SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

16.6 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off, and any conversion is aborted.

The value that is in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.



Table 18-2 lists the instructions recognized by the MPASM assembler.

Note 1: Any unused opcode is Reserved. Use of any reserved opcode may cause unexpected operation.

All instruction examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

To represent a binary number:

0000 0100b

where b signifies a binary string.

FIGURE 18-1: GENERAL FORMAT FOR INSTRUCTIONS



18.1 Special Function Registers as Source/Destination

The PIC17C7XX's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

18.1.1 ALUSTA AS DESTINATION

If an instruction writes to ALUSTA, the Z, C, DC and OV bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF ALUSTA will clear register ALUSTA and then set the Z bit leaving 0000 0100b in the register.

18.1.2 PCL AS SOURCE OR DESTINATION

Read, write or read-modify-write on PCL may have the following results:

Read PC:	$PCH \to PCLATH; PCL \to dest$
Write PCL:	PCLATH \rightarrow PCH; 8-bit destination value \rightarrow PCL
Read-Modify-Write:	PCL \rightarrow ALU operand PCLATH \rightarrow PCH; 8-bit result \rightarrow PCL

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

18.1.3 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write (R-M-W)). The user should keep this in mind when operating on some special function registers, such as ports.

Note:	Status bits that are manipulated by the
	device (including the interrupt flag bits) are
	set or cleared in the Q1 cycle. So, there is
	no issue on doing R-M-W instructions on
	registers which contain these bits

PIC17C7XX

ANDWF		EG with f	AND WREG with f					
Syntax:	[label] A	NDWF f,d						
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	$0 \le f \le 255$ $d \in [0,1]$						
Operation:	(WREG) .	AND. (f) \rightarrow (dest)					
Status Affected:	Z							
Encoding:	0000	101d ffff ffff						
Description:	The contents of WREG are AND'ed wit register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.							
Words:	1							
Cycles:	1	1						
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read register 'f'	Process Data	Write to destination					
Example: Before Instru		REG, 1						

BCF		Bit Clear	f				
Synt	ax:	[label] E	BCF f,	b			
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 25 \\ 0 \leq b \leq 7 \end{array}$	5				
Ope	ration:	$0 \rightarrow (f < b >)$					
Statu	us Affected:	None					
Enco	oding:	1000	1bbb	ffff ffff			
Desc	cription:	Bit 'b' in reg	egister 'f' is cleared.				
Word	ds:	1					
Cycl	es:	1					
QC	cle Activity:						
	Q1	Q2	Q	3		Q4	
	Decode	Read register 'f'	Process Write Data register				
<u>Exar</u>	<u>mple</u> :	BCF	FLAG_F	REG,	7		

Before Instruction FLAG_REG = 0xC7

After Instruction FLAG_REG = 0x47

 $\begin{array}{rrrr} Before Instruction \\ WREG &= & 0x17 \\ REG &= & 0xC2 \\ \mbox{After Instruction} \\ WREG &= & 0x17 \end{array}$

REG = 0x02

RET	FIE	Return fro	om Interrupt	t	RE	TLW	Return Li	teral to WR	EG
Synt	ax:	[label]	RETFIE		Syr	ntax:	[label]	RETLW k	
Ope	rands:	None			Op	erands:	$0 \le k \le 25$	5	
Ope	ration:	TOS \rightarrow (P 0 \rightarrow GLIN PCLATH is		L	·	eration:	PCLÀTH i	EG); TOS \rightarrow s unchanged	
Stati	us Affected:	GLINTD	sunchanged			tus Affected:	None		
	oding:		0000 000	00 0101	End	coding:	1011	0110 kk	kk kkkk
	cription:	Return from and Top-of- PC. Interrup the GLINTE	n Interrupt. Sta	ck is POP'ed loaded in the d by clearing is the global		scription: rds:	'k'. The pro the top of th	gram counter he stack (the re ddress latch (F	eight-bit literal is loaded from eturn address). PCLATH)
Wor	ds:	1				les:	2		
Cycl	es:	2				Cycle Activity:	2		
QC	ycle Activity:					Q1	Q2	Q3	Q4
	Q1	Q2	Q3	Q4		Decode	Read	Process	POP PC
	Decode	No operation	Clear GLINTD	POP PC from stack			literal 'k'	Data	from stack, Write to WREG
	No operation	No operation	No operation	No operation		No	No	No	No
						operation	operation	operation	operation
	mple: After Interrup PC GLINTD	= TOS			Exa	ample:	CALL TAI TABLE ADDWF P RETLW K RETLW K : : RETLW KI	; offset ; WREG n ; table C ; WREG = 0 ; Begin t 1 ;	ow has value offset able

Before Instruction

WREG = 0x07

After Instruction

WREG = value of k7

19.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

19.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

19.15 KEELOQ Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.







			•	Standard Operating Conditions (unless otherwise stated) Operating temperature					
DC CHAF	RACTER	ISTICS			-40°C -40°C 0°C	\leq TA \leq \leq TA \leq	+125°C for extended +85°C for industrial +70°C for commercial ed in Section 20.1		
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
D150	Vod	Open Drain High Voltage	-	Ι	8.5	V	RA2 and RA3 pins only pulled up to externally applied voltage		
_	_	Capacitive Loading Specs on Output Pins				_			
D100	Cosc2	OSC2/CLKOUT pin	_	-	25	pF	In EC or RC osc modes, when OSC2 pin is outputting CLKOUT. External clock is used to drive OSC1.		
D101	Сю	All I/O pins and OSC2 (in RC mode)	-	-	50	pF			
D102	CAD	System Interface Bus (PORTC, PORTD and PORTE)	_	_	50	pF	In Microprocessor or Extended Microcontroller mode		
		Internal Program Memory Programming Specs (Note 4)							
D110	Vpp	Voltage on MCLR/VPP pin	12.75	-	13.25	V	(Note 5)		
D111	VDDP	Supply voltage during programming	4.75	5.0	5.25	V			
D112	IPP	Current into MCLR/VPP pin	_	25	50	mA			
D113	IDDP	Supply current during programming	-	-	30	mA			
D114	Tprog	Programming pulse width	100	_	1000	ms	Terminated via internal/ external interrupt or a RESET		

Standard Operating Conditions (unloss otherwise stated)

Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17C7XX Programming Specifications (Literature number DS TBD).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Note 1: When using the Table Write for internal programming, the device temperature must be less than 40°C.
2: For In-Circuit Serial Programming (ICSP[™]), refer to the device programming specification.



FIGURE 20-13: SPI MASTER MODE TIMING (CKE = 0)

TABLE 20-8: SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input		Тсу	—	—	ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30		—	ns	
71A		(Slave mode)	Single Byte	40		—	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + 30		—	ns	
72A		(Slave mode)	Single Byte	40		—	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	—	—	ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	—	—	ns	(Note 1)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	_	—	ns	
75	TdoR	SDO data output rise time		_	10	25	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
78	TscR	SCK output rise time (Master m	node)	_	10	25	ns	
79	TscF	SCK output fall time (Master m	ode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SC	K edge	—	—	50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

PIC17C7XX



FIGURE 20-25: MEMORY INTERFACE READ TIMING

TABLE 20-21: MEMORY INTERFACE READ REQUIREMENTS

Param. No.	Sym	Characteristic	;	Min	Тур†	Max	Unit s	Conditions
150	TadV2alL	AD15:AD0 (address) valid to	PIC17 C XXX	0.25Tcy - 10	_	—	ns	
		ALE \downarrow (address setup time)	PIC17 LC XXX	0.25Tcy - 10	—	_		
151	TalL2adl	ALE \downarrow to address out invalid	PIC17 C XXX	5	—	_	ns	
		(address hold time)	PIC17LCXXX	5	—	_		
160	TadZ2oeL	AD15:AD0 hi-impedance to	PIC17 C XXX	0	—	_	ns	
		OE↓	PIC17LCXXX	0	—	_		
161	ToeH2ad	OE [↑] to AD15:AD0 driven	PIC17 C XXX	0.25Tcy - 15	_	_	ns	
	D		PIC17 LC XXX	0.25Tcy - 15	—	—		
162	TadV2oeH	Data in valid before \overline{OE}^{\uparrow}	PIC17 C XXX	35	_	_	ns	
		(data setup time)	PIC17LCXXX	45				
163	ToeH2adl	OE [↑] to data in invalid	PIC17 C XXX	0	_		ns	
		(data hold time)	PIC17LCXXX	0	_			
164	TalH	ALE pulse width	PIC17 C XXX	—	0.25TCY	—	ns	
			PIC17LCXXX	—	0.25TCY	—		
165	ToeL	OE pulse width	PIC17 C XXX	0.5TCY - 35	—	—	ns	
			PIC17LCXXX	0.5Tcy - 35	—	—		
166	TalH2alH	ALE↑ to ALE↑(cycle time)	PIC17 C XXX	_	Тсү	—	ns	
			PIC17LCXXX	—	Тсү	—		
167	Tacc	Address access time	PIC17 C XXX	—	—	0.75Tcy - 30	ns	
			PIC17LCXXX	_	_	0.75Tcy - 45		
168	Toe	Output enable access time	PIC17 C XXX	_	_	0.5Tcy - 45	ns	
		(OE low to data valid)	PIC17LCXXX	_	_	0.5Tcy - 75		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.





TABLE 21-2: RC OSCILLATOR FREQUENCIES

Сехт	Rext	Average Fosc @ 5V, +25°C	
22 pF	10k	3.33 MHz	± 12%
	100k	353 kHz	± 13%
100 pF	3.3k	3.54 MHz	± 10%
	5.1k	2.43 MHz	± 14%
	10k	1.30 MHz	± 17%
	100k	129 kHz	± 10%
300 pF	3.3k	1.54 MHz	± 14%
	5.1k	980 kHz	± 12%
	10k	564 kHz	± 16%
	160k	35 kHz	± 18%

R	
R/W	
R/W bit	145
R/W bit	145
RA1/T0CKI pin	
RBIE	
<u>RBIF</u>	
RBPU	
RC Oscillator	
RC Oscillator Frequencies	
RC1IE	
RC1IF	÷ · · · · · ·
RC2IE	
RC2IF	
RCE, Receive Enable bit, RCE	
RCREG	
RCREG1	,
RCREG2	
RCSTA1	, ,
RCSTA1	,
Read/Write bit, R/W	, -
Reading 16-bit Value	
Receive Overflow Indicator bit, SSPOV	
Receive Status and Control Register	
Register File Map	
Registers	
ADCON0	
ADCON1	
ADRESH	
ADRESL	
ALUSTA	
BRG	
BSR	
CA2H	
CA2L	
САЗН	
CA3L	
CA4H	
CA4L	
	,
DDRB	
DDRC	
DDRD	-
DDRE	
DDRF DDRG	-
FSR0	•
FSR1	,
INDF0	-) -
INDF1	
INSTA	,
INTSTA	
PCL	
PCLATH	
PIE1	
PIE2	
PIR1	
PIR2	
PORTA	
PORTB	-
PORTC	
PORTD	
PORTE	-
PORTF	
PORTG	

PR14	19
PR24	19
PR3H/CA1H4	
PR3L/CA1L	19
PRODH	50
PRODL	
PW1DCH	
PW1DCL	-
PW2/DCL	
PW2DCH	
PW3DCH	
PW3DCL	
RCREG14 RCREG2	
RCSTA1	-
RCSTA2	-
SPBRG1	-
SPBRG2	-
SSPADD	
SSPBUF	50
SSPCON15	50
SSPCON2 5	50
SSPSTAT 50, 13	34
T0STA 48, 53, 9	97
TBLPTRH4	
TBLPTRL	
TCON1 49, 10	
TCON2	
TCON3 50, 10	
TMR0H	
TMR1	-
TMR3H	
	τυ.
TMB3I 4	19
TMR3L	-
TMR3L	18
TXREG1	18 19
TXREG1	18 19 18
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 4	18 19 18 19
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 2	18 19 18 19 19 18
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters TMROL	18 19 18 19 19 18
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters TMR0L Reset 2	18 19 18 19 18 19
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 2 Section 2	18 19 18 19 18 19 18 18 18
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 2 Section 2 Status Bits and Their Significance 2	18 19 18 19 18 19 18 18 18 18 23 25
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 2 Section 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2	18 19 18 19 18 19 18 19 18 18 23 25 25
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 2 Section 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2	18 19 18 19 18 19 18 19 18 19 18 19 18 25 25 25 25
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 Restart Condition Enabled bit, RSE 13	18 19 18 19 18 19 18 19 18 18 18 23 25 25 25 36
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 Restart Condition Enabled bit, RSE 13 RETFIE 22	18 19 18 19 18 19 18 19 18 18 25 25 25 25 25 25 25 25 25 25 25 25 25
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETLW 22	18 19 18 19 18 19 18 18 23 25 26 21
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETLW 22 RETURN 22	18 19 18 19 18 19 18 18 23 25 26 21 22
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETLW 22 RETURN 22 RLCF 22	18 19 18 19 18 19 18 19 18 23 25 26 21 22 22 23 24 25 26 21 22
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETLW 22 RETURN 22 RLOF 22 RLNOF 22	18 18 19 18 19 18 19 18 19 18 19 18 19 18 18 25 25 26 21 22 23
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETLW 22 RETURN 22 RLCF 22	18 18 19 18 19 18 19 18 19 18 19 18 23 25 26 21 22 23 23
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 TMROL 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETURN 22 RLOF 22 RROF 22 RRNOF 22 RSE 13	18 18 19 18 19 18 25 25 26 21 22 23 24 36
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 RETFIE 22 RETLW 22 RETURN 22 RLCF 22 RRCF 22 RRNCF 22 RSE 13 RX Pin Sampling Scheme 12	18 18 19 18 19 18 25 25 26 21 22 23 24 36
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 TMROL 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETURN 22 REUF 22 RECF 22 RRCF 22 RRCF 22 RSE 13 RX Pin Sampling Scheme 12	18 19 18 19 18 19 18 19 18 19 18 19 18 19 18 19 18 19 18 19 18 19 18 19 18 19 19 19 19 10 <td< td=""></td<>
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 TMROL 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETURN 22 RETURN 22 RECF 22 RRCF 22 RRCF 22 RSE 13 RX Pin Sampling Scheme 12 S 13	18 19 18 19 18 19 18 19 18 19 18 19 18 19 19 10 18 19 19 10 18 19 10 10 18 19 10 10 19 10 10 10 19 10 10 10 19 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETURN 22 RECF 22 RECF 22 RRCF 22 RRCF 22 RSE 13 RX Pin Sampling Scheme 12 S 13 SAE 13	18 19 19 10 19 10 19 10 19 10 19 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Regsters 39, 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETURN 22 RETURN 22 RECF 22 RRCF 22 RRCF 22 RSE 13 RX Pin Sampling Scheme 12 S 13 SAE 13 Sampling 14	18 18 <td< td=""></td<>
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Reset 39, 2 Section 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 RETFIE 22 RETURN 22 RETURN 22 RECF 22 RLCF 22 RRCF 22 RRCF 22 RSE 13 SXP in Sampling Scheme 12 S 13 SAE 13 SAE 13 Sampling 12 Saving STATUS and WREG in RAM 2	18 18 <td< td=""></td<>
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Regsters 39, 2 Reset 2 Section 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETURN 22 RETURN 22 RECF 22 RRCF 22 RRCF 22 RSE 13 SAE 13 SAE 13 SAE 13 SAE 13 Sampling 12 Saving STATUS and WREG in RAM 24	18 18 <td< td=""></td<>
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Regsters 39, 2 Reset 2 Section 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETURN 22 RETURN 22 RECF 22 RRCF 22 RRCF 22 RSE 13 RX Pin Sampling Scheme 12 S 13 SAE 13 SAE 13 Sampling 12 Saving STATUS and WREG in RAM 2 SCL 14	18 18 <td< td=""></td<>
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Regsters 39, 2 Reset 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETURN 22 RETURN 22 RECF 22 RRCF 22 RRCF 22 RSE 13 RX Pin Sampling Scheme 12 S 13 SAE 13 SAE 13 SAE 13 Sampling 12 Saving STATUS and WREG in RAM 2 SCK 13 SDA 14	189 1
TXREG1 2 TXREG2 2 TXSTA1 2 TXSTA2 2 WREG 39, 2 Regsters 39, 2 Regsters 39, 2 Reset 2 Section 2 Status Bits and Their Significance 2 Time-Out in Various Situations 2 Time-Out Sequence 2 Restart Condition Enabled bit, RSE 13 RETFIE 22 RETURN 22 RETURN 22 RECF 22 RRCF 22 RRCF 22 RSE 13 RX Pin Sampling Scheme 12 S 13 SAE 13 SAE 13 Sampling 12 Saving STATUS and WREG in RAM 2 SCL 14	189 1

PIC17C7XX

NOTES: