



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	32KB (16K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	902 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.23x24.23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17lc756a-08i-l

NOTES:

#### 2.0 DEVICE VARIETIES

Each device has a variety of frequency ranges and packaging options. Depending on application and production requirements, the proper device option can be selected using the information in the PIC17C7XX Product Selection System section at the end of this data sheet. When placing orders, please use the "PIC17C7XX Product Identification System" at the back of this data sheet to specify the correct part number. When discussing the functionality of the device, memory technology and voltage range does not matter.

There are two memory type options. These are specified in the middle characters of the part number.

- C, as in PIC17C756A. These devices have EPROM type memory.
- 2. **CR**, as in PIC17**CR**756A. These devices have ROM type memory.

All these devices operate over the standard voltage range. Devices are also offered which operate over an extended voltage range (and reduced frequency range). Table 2-1 shows all possible memory types and voltage range designators for a particular device. These designators are in **bold** typeface.

TABLE 2-1: DEVICE MEMORY VARIETIES

Memory Type	Voltage Range					
Memory Type	Standard	Extended				
EPROM	PIC17 <b>C</b> XXX	PIC17 <b>LC</b> XXX				
ROM	PIC17 <b>CR</b> XXX	PIC17 <b>LCR</b> XXX				
	I memory technologies are available particular device.					

#### 2.1 UV Erasable Devices

The UV erasable version, offered in CERQUAD package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Third party programmers also are available; refer to the *Third Party Guide* for a list of sources.

### 2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

### 2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

# 2.4 Serialized Quick-Turnaround Production (SQTP<sup>sm</sup>) Devices

Microchip offers a unique programming service, where a few user defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

### 2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, thus giving customers a low cost option for high volume, mature products.

ROM devices do not allow serialization information in the program memory space.

For information on submitting ROM code, please contact your regional sales office.

**Note:** Presently, NO ROM versions of the PIC17C7XX devices are available.

Example 9-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 9-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers, RES3:RES0.

# EQUATION 9-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

```
RES3:RES0 = ARG1H:ARG1L \bullet ARG2H:ARG2L
= (ARG1H \bullet ARG2H \bullet 2^{16}) + (ARG1H \bullet ARG2L \bullet 2^{8}) + (ARG1L \bullet ARG2H \bullet 2^{8}) + (ARG1L \bullet ARG2L)
```

### EXAMPLE 9-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

```
MOVFP
       ARG1L, WREG
MULWF
       ARG2L ; ARG1L * ARG2L ->
                 ; PRODH:PRODL
MOVPF
       PRODH, RES1 ;
       PRODL, RESO ;
MOVPF
MOVFP
       ARG1H, WREG
MULWF
       ARG2H ; ARG1H * ARG2H ->
                 ; PRODH:PRODL
       PRODH, RES3 ;
MOVPF
MOVPF
       PRODL, RES2 ;
MOVFP
       ARG1L, WREG
MULWF
       ARG2H ; ARG1L * ARG2H ->
                  ; PRODH:PRODL
MOVED
       PRODL, WREG ;
       RES1, F ; Add cross
ADDWF
       PRODH, WREG ; products
MOVFP
       RES2, F ;
ADDWFC
       WREG, F
CLRF
ADDWFC
       RES3, F ;
MOVFP
       ARG1H, WREG ;
       ARG2L ; ARG1H * ARG2L ->
MULWF
                  ; PRODH:PRODL
       PRODL, WREG ;
MOVFP
ADDWF
       RES1, F ; Add cross
       PRODH, WREG ; products
MOVFP
ADDWFC RES2, F
CLRF
       WREG, F
                 ;
ADDWFC RES3, F
                 ;
```

Peripheral In

Data Bus

RD\_PORTE

WR\_PORTE

WR\_DDRE

WR\_DDRE

WR\_DDRE

WR\_DDRE

WR\_DDRE

WR\_DDRE

WR\_DDRE

WR\_DDRE

FIGURE 10-12: BLOCK DIAGRAM OF RE3/CAP4 PORT PIN

**TABLE 10-9: PORTE FUNCTIONS** 

Name Bit Buffer Type		Buffer Type	Function			
RE0/ALE	bit0	TTL	Input/output or system bus Address Latch Enable (ALE) control pin.			
RE1/OE	bit1	TTL	Input/output or system bus Output Enable (OE) control pin.			
RE2/WR	bit2	TTL	Input/output or system bus Write (WR) control pin.			
RE3/CAP4	bit3	ST	Input/output or Capture4 input pin.			

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 10-10: REGISTERS/BITS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
15h, Bank 1	PORTE	_	_	_	_	RE3/CAP4	RE2/WR	RE1/OE	RE0/ALE	xxxx	uuuu
14h, Bank 1	DDRE	Data Dire	ata Direction Register for PORTE							1111	1111
14h, Bank 7	CA4L	Capture4	apture4 Low Byte							xxxx xxxx	uuuu uuuu
15h, Bank 7	CA4H	Capture4	Capture4 High Byte							xxxx xxxx	uuuu uuuu
16h, Bank 7	TCON3	_	CA40VF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTE.

### 12.3 Read/Write Consideration for TMR0

Although TMR0 is a 16-bit timer/counter, only 8-bits at a time can be read or written during a single instruction cycle. Care must be taken during any read or write.

#### 12.3.1 READING 16-BIT VALUE

The problem in reading the entire 16-bit value is that after reading the low (or high) byte, its value may change from FFh to 00h.

Example 12-1 shows a 16-bit read. To ensure a proper read, interrupts must be disabled during this routine.

#### **EXAMPLE 12-1: 16-BIT READ**

MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
MOVFP	TMPLO,	WREG	;tmplo -> wreg
CPFSLT	TMROL		<pre>;tmr01 &lt; wreg?</pre>
RETURN			;no then return
MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
RETURN			;return

#### 12.3.2 WRITING A 16-BIT VALUE TO TMR0

Since writing to either TMR0L or TMR0H will effectively inhibit increment of that half of the TMR0 in the next cycle (following write), but not inhibit increment of the other half, the user must write to TMR0L first and TMR0H second, in two consecutive instructions, as shown in Example 12-2. The interrupt must be disabled. Any write to either TMR0L or TMR0H clears the prescaler.


#### **EXAMPLE 12-2: 16-BIT WRITE**

```
BSF CPUSTA, GLINTD; Disable interrupts
MOVFP RAM_L, TMR0L;
MOVFP RAM_H, TMR0H;
BCF CPUSTA, GLINTD; Done, enable; interrupts
```

#### 12.4 Prescaler Assignments

Timer0 has an 8-bit prescaler. The prescaler selection is fully under software control; i.e., it can be changed "on the fly" during program execution. Clearing the prescaler is recommended before changing its setting. The value of the prescaler is "unknown" and assigning a value that is less than the present value, makes it difficult to take this unknown time into account.

#### FIGURE 12-3: TMR0 TIMING: WRITE HIGH OR LOW BYTE




#### 13.2.2 FOUR CAPTURE MODE

This mode is selected by setting bit CA1/PR3. A block diagram is shown in Figure 13-6. In this mode, TMR3 runs without a period register and increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt Flag (TMR3IF) is set on this rollover. The TMR3IF bit must be cleared in software.

Registers PR3H/CA1H and PR3L/CA1L make a 16-bit capture register (Capture1). It captures events on pin RB0/CAP1. Capture mode is configured by the CA1ED1 and CA1ED0 bits. Capture1 Interrupt Flag bit (CA1IF) is set upon detection of the capture event. The corresponding interrupt mask bit is CA1IE. The Capture1 Overflow Status bit is CA1OVF.

All the captures operate in the same manner. Refer to Section 13.2.1 for the operation of capture.

FIGURE 13-6: TIMER3 WITH FOUR CAPTURES BLOCK DIAGRAM



The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc. The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

The SPEN (RCSTA<7>) bit has to be set in order to configure the I/O pins as the Serial Communication Interface (USART).

The USART module will control the direction of the RX/DT and TX/CK pins, depending on the states of the USART configuration bits in the RCSTA and TXSTA registers. The bits that control I/O direction are:

- SPEN
- TXEN
- SREN
- CREN
- CSRC

#### REGISTER 14-2: RCSTA1 REGISTER (ADDRESS: 13h, BANK 0) RCSTA2 REGISTER (ADDRESS: 13h, BANK 4)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN		FERR	OERR	RX9D
bit 7							bit 0

bit 7 SPEN: Serial Port Enable bit

1 = Configures TX/CK and RX/DT pins as serial port pins

0 = Serial port disabled

bit 6 **RX9**: 9-bit Receive Select bit

1 = Selects 9-bit reception

0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

This bit enables the reception of a single byte. After receiving the byte, this bit is automatically cleared.

Synchronous mode:

1 = Enable reception

0 = Disable reception

Note: This bit is ignored in synchronous slave reception.

Asynchronous mode:

Don't care

bit 4 CREN: Continuous Receive Enable bit

This bit enables the continuous reception of serial data.

Asynchronous mode:

1 = Enable continuous reception

0 = Disables continuous reception

Synchronous mode:

1 = Enables continuous reception until CREN is cleared (CREN overrides SREN)

0 = Disables continuous reception

bit 3 Unimplemented: Read as '0'

bit 2 **FERR**: Framing Error bit

1 = Framing error (updated by reading RCREG)

0 = No framing error

bit 1 bit OERR: Overrun Error bit

1 = Overrun (cleared by clearing CREN)

0 = No overrun error

bit 0 **RX9D**: 9th bit of Receive Data (can be the software calculated parity bit)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'


- n = Value at POR Reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

TABLE 14-5: BAUD RATES FOR ASYNCHRONOUS MODE

	Fosc =	22 MU-		Fosc = 2	5 MU-		Fosc = 2	0 MH-		Fosc = 1	6 MUz	
BAUD	F03C =	33 IVITZ	SPBRG	FUSC = 2	3 IVITZ	SPBRG	F03C = 2	UIVINZ	SPBRG	F03C = 1	O IVITIZ	SPBRG
RATE (K)	KBAUD	%ERROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)	KBAUD	%ERROR	VALUE (DECIMAL)
. ,		,,=,,,,	(,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(====:::-)
0.3	NA	_	_	NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	_	NA	_	_	1.221	+1.73	255	1.202	+0.16	207
2.4	2.398	-0.07	214	2.396	0.14	162	2.404	+0.16	129	2.404	+0.16	103
9.6	9.548	-0.54	53	9.53	-0.76	40	9.469	-1.36	32	9.615	+0.16	25
19.2	19.09	-0.54	26	19.53	+1.73	19	19.53	+1.73	15	19.23	+0.16	12
76.8	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3	83.33	+8.51	2
96	103.12	+7.42	4	97.65	+1.73	3	104.2	+8.51	2	NA	_	_
300	257.81	-14.06	1	390.63	+30.21	0	312.5	+4.17	0	NA	_	_
500	515.62	+3.13	0	NA	_	_	NA	_	_	NA	_	_
HIGH	515.62	_	0	_	_	0	312.5	_	0	250	_	0
LOW	2.014	_	255	1.53	_	255	1.221	_	255	0.977	_	255
BAU	JD	osc = 10 MHz		SPBF	₹G	= 7.159 MH	z	SPBRG	Fosc = 5	5.068 MHz		SPBRG
RAT (K		KBAUD	%ERROR	VALU (DECIN		AUD %	ERROR	VALUE (DECIMAL	) KBAU	D %E	ERROR	VALUE (DECIMAL)

BAUD RATE	Fosc = 10 MH	z	SPBRG VALUE	FOSC = 7.159	9 MHz	SPBRG VALUE	FOSC = 5.068	3 MHz	SPBRG VALUE
(K)	KBAUD	%ERROR	(DECIMAL)	KBAUD	%ERROR	(DECIMAL)	KBAUD	%ERROR	(DECIMAL)
0.3	NA	_	_	NA	_	_	0.31	+3.13	255
1.2	1.202	+0.16	129	1.203	_0.23	92	1.2	0	65
2.4	2.404	+0.16	64	2.380	-0.83	46	2.4	0	32
9.6	9.766	+1.73	15	9.322	-2.90	11	9.9	-3.13	7
19.2	19.53	+1.73	7	18.64	-2.90	5	19.8	+3.13	3
76.8	78.13	+1.73	1	NA	_	_	79.2	+3.13	0
96	NA	_	_	NA	_	_	NA	_	_
300	NA	_	_	NA	_	_	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	156.3	_	0	111.9	_	0	79.2	_	0
LOW	0.610	_	255	0.437	_	255	0.309	_	2 <b>55</b>

BAUD RATE	Fosc = 3.579	MHz	SPBRG VALUE	FOSC = 1 MHz		SPBRG VALUE	FOSC = 32.76	8 kHz	SPBRG VALUE
(K)	KBAUD	%ERROR	(DECIMAL)	KBAUD	%ERROR	(DECIMAL)	KBAUD	%ERROR	(DECIMAL)
0.3	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.190	-0.83	46	1.202	+0.16	12	NA	_	_
2.4	2.432	+1.32	22	2.232	-6.99	6	NA	_	_
9.6	9.322	-2.90	5	NA	_	_	NA	_	_
19.2	18.64	-2.90	2	NA	_	_	NA	_	_
76.8	NA	_	_	NA	_	_	NA	_	_
96	NA	_	_	NA	_	_	NA	_	_
300	NA	_	_	NA	_	_	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	55.93	_	0	15.63	_	0	0.512	_	0
LOW	0.218	_	255	0.061	_	255	0.002	_	255






FIGURE 15-32: STOP CONDITION FLOW CHART


### 18.2 Q Cycle Activity


Each instruction cycle (TCY) is comprised of four Q cycles (Q1-Q4). The Q cycle is the same as the device oscillator cycle (Tosc). The Q cycles provide the timing/designation for the Decode, Read, Process Data, Write, etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The four Q cycles that make up an instruction cycle (Tcy) can be generalized as:

- Q1: Instruction Decode Cycle or forced No operation
- Q2: Instruction Read Cycle or No operation
- Q3: Process the Data
- Q4: Instruction Write Cycle or No operation

Each instruction will show the detailed Q cycle operation for the instruction.





ADDWFC ADD WREG and Carry bit to f

Syntax: [ label ] ADDWFC f,d

Operands:  $0 \le f \le 255$   $d \in [0,1]$ 

Operation:  $(WREG) + (f) + C \rightarrow (dest)$ 

Status Affected: OV, C, DC, Z

Encoding: 0001 000d ffff ffff

Description: Add WREG, the Carry Flag and data

memory location 'f'. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed in data memory location 'f'.

Words: 1 Cycles: 1

Q Cycle Activity:

	Q1	Q2	Q3	Q4
Ī	Decode	Read register 'f'	Process Data	Write to destination

Example: ADDWFC REG 0

**Before Instruction** 

Carry bit = 1REG = 0x02WREG = 0x4D

After Instruction

 $\begin{array}{rcl} \text{Carry bit} & = & 0 \\ \text{REG} & = & 0x02 \\ \text{WREG} & = & 0x50 \end{array}$ 

ANDLW And Literal with WREG

Syntax: [label] ANDLW k

Operands:  $0 \le k \le 255$ 

Operation: (WREG) .AND. (k)  $\rightarrow$  (WREG)

Status Affected: Z

Encoding: 1011 0101 kkkk kkkk

Description: The contents of WREG are AND'ed with

the 8-bit literal 'k'. The result is placed in

WREG.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to
	'k'	Data	WREG

Example: ANDLW 0x5F

Before Instruction

WREG = 0xA3

After Instruction

WREG = 0x03

COMPARE F WREG,
Skip if f = WREG

Syntax: [label] CPFSEQ f

Operands:  $0 \le f \le 255$ Operation: (f) - (WREG),

> skip if (f) = (WREG) (unsigned comparison)

Status Affected: None

Encoding: 0011 0001 fffff ffff

Description: Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction.

If 'f' = WREG, then the fetched instruction is discarded and a NOP is executed

instead, making this a two-cycle

instruction.

Words: 1 Cycles: 1 (2)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	No
	register 'f'	Data	operation

If skip:

Q1	Q2	Q3	Q4	
No	No	No	No	
operation	operation	operation	operation	

Example: HERE CPFSEQ REG

NEQUAL :

Before Instruction

PC Address = HERE WREG = ? REG = ?

After Instruction

If REG = WREG;

PC = Address (EQUAL)

If REG ≠ WREG;

PC = Address (NEQUAL)

Compare f with WREG, skip if f > WREG

Syntax: [ label ] CPFSGT f

Operands:  $0 \le f \le 255$ Operation: (f) - (WREG),

skip if (f) > (WREG) (unsigned comparison)

Status Affected: None

**CPFSGT** 

Encoding: 0011 0010 ffff ffff

Description: Compares the contents of data memory location 'f' to the contents of the WREG by performing an unsigned subtraction.

If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a

two-cycle instruction.

Words: 1

Cycles: 1 (2)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	No
	register 'f'	Data	operation

If skip:

Q1		Q2	Q3	Q4	
	No	No	No	No	
	operation	operation	operation	operation	

Example: HERE CPFSGT REG

NGREATER : GREATER :

Before Instruction

PC = Address (HERE)

WREG = ?

After Instruction

If REG > WREG;

PC = Address (GREATER)

If REG £ WREG;

PC = Address (NGREATER)

#### **TABLWT Table Write**

Example1:

Before Instruction REG 0x53 **TBLATH** 0xAA **TBLATL** 0x55 **TBLPTR** 0xA356 MEMORY(TBLPTR) 0xFFFF

TABLWT 1, 1, REG

#### After Instruction (table write completion)

REG 0x53 **TBLATH** 0x53 **TBLATL** 0x55 **TBLPTR** 0xA357 MEMORY(TBLPTR - 1) =0x5355


#### Example 2: TABLWT 0, 0,

#### Before Instruction

REG 0x53 **TBLATH** 0xAA TBLATL 0x55 **TBLPTR** 0xA356 MEMORY(TBLPTR) 0xFFFF

#### After Instruction (table write completion)

REG 0x53 **TBLATH** 0xAA **TBLATL** 0x53 **TBLPTR** 0xA356 MEMORY(TBLPTR) 0xAA53



TLRD	Table	Latch I	Reac

Syntax: [ label ] TLRD t,f Operands:  $0 \le f \le 255$  $t \in [0,1]$ 

Operation: If t = 0, TBLATL  $\rightarrow$  f; If t = 1,

 $TBLATH \rightarrow f$ Status Affected:

Encoding: 1010 00tx ffff ffff

None

Description: Read data from 16-bit table latch

(TBLAT) into file register 'f'. Table Latch

is unaffected.

If t = 1; high byte is read If t = 0; low byte is read

This instruction is used in conjunction with TABLED to transfer data from program memory to data memory.

Words: 1 Cycles: 1

#### Q Cycle Activity:

Q1 Q2		Q3	Q4	
Decode	Read register TBLATH or TBLATL	Process Data	Write register 'f'	

Example: TLRD t, RAM

### Before Instruction

t RAM

**TBLAT** 0x00AF (TBLATH = 0x00)

(TBLATL = 0xAF)

#### After Instruction

RAM 0xAF

**TBLAT** 0x00AF (TBLATH = 0x00)

(TBLATL = 0xAF)

#### Before Instruction

t RAM ? =

**TBLAT** 0x00AF (TBLATH = 0x00)


(TBLATL = 0xAF)

#### After Instruction

RAM 0x00

**TBLAT** (TBLATH = 0x00)0x00AF

(TBLATL = 0xAF)



### 19.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

#### 19.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

# 19.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.


The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft® Windows environment were chosen to best make these features available to you, the end user.

#### 19.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

NOTES:

FIGURE 20-25: MEMORY INTERFACE READ TIMING



**TABLE 20-21: MEMORY INTERFACE READ REQUIREMENTS** 


Param. No.	Sym	Characteristic		Min	Тур†	Max	Unit s	Conditions
150	TadV2alL	AD15:AD0 (address) valid to	PIC17 <b>C</b> XXX	0.25Tcy - 10	_	_	ns	
		ALE↓ (address setup time)	PIC17 <b>LC</b> XXX	0.25Tcy - 10	_	_		
151	TalL2adl	ALE↓ to address out invalid	PIC17 <b>C</b> XXX	5		_	ns	
		(address hold time)	PIC17 <b>LC</b> XXX	5		_		
160	TadZ2oeL	AD15:AD0 hi-impedance to	PIC17 <b>C</b> XXX	0	_	_	ns	
		ŌE↓	PIC17 <b>LC</b> XXX	0	_	_		
161	ToeH2ad	OE <sup>↑</sup> to AD15:AD0 driven	PIC17 <b>C</b> XXX	0.25Tcy - 15		_	ns	
	D		PIC17 <b>LC</b> XXX	0.25Tcy - 15		_		
162	TadV2oeH	Data in valid before <del>OE</del> ↑	PIC17 <b>C</b> XXX	35	_	_	ns	
		(data setup time)	PIC17 <b>LC</b> XXX	45	_	_		
163	ToeH2adl	OE <sup>↑</sup> to data in invalid	PIC17 <b>C</b> XXX	0	-	_	ns	
	(data hold time)		PIC17 <b>LC</b> XXX	0	-	_		
164	TalH	ALE pulse width	PIC17 <b>C</b> XXX	_	0.25TcY	_	ns	
			PIC17 <b>LC</b> XXX	_	0.25TcY	_		
165	ToeL	OE pulse width	PIC17 <b>C</b> XXX	0.5Tcy - 35	_	_	ns	
			PIC17 <b>LC</b> XXX	0.5Tcy - 35	_	_		
166	TalH2alH	ALE↑ to ALE↑(cycle time)	PIC17 <b>C</b> XXX	_	Tcy	_	ns	
			PIC17 <b>LC</b> XXX	_	Tcy	_		
167	Tacc	Address access time	PIC17 <b>C</b> XXX	_	_	0.75Tcy - 30	ns	
			PIC17 <b>LC</b> XXX	_	_	0.75Tcy - 45		
168	Toe	Output enable access time	PIC17 <b>C</b> XXX			0.5Tcy - 45	ns	
		(OE low to data valid)	PIC17 <b>LC</b> XXX			0.5Tcy - 75		

<sup>†</sup> Data in "Typ" column is at 5V, 25 °C unless otherwise stated.

#### 22.0 **PACKAGING INFORMATION**

#### 22.1 **Package Marking Information**


64-Lead TQFP




Example



68-Lead PLCC



Example



80-Lead TQFP



Example



Legend: XX...X Customer-specific information

Υ Year code (last digit of calendar year) ΥY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (@3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

### 64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES			MILLIMETERS*		*
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		64			64	
Pitch	р		.020			0.50	
Pins per Side	n1		16			16	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	ф	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.005	.007	.009	0.13	0.18	0.23
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

<sup>\*</sup> Controlling Parameter

#### Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.
JEDEC Equivalent: MS-026

Drawing No. C04-085

<sup>§</sup> Significant Characteristic

R		PR1	49
R/W	134	PR2	49
R/W bit	145	PR3H/CA1H	49
R/W bit	145	PR3L/CA1L	49
RA1/T0CKI pin	97	PRODH	50
RBIE		PRODL	50
RBIF		PW1DCH	49
RBPU		PW1DCL	49
RC Oscillator		PW2/DCL	
RC Oscillator Frequencies		PW2DCH	_
RC1IE		PW3DCH	_
		PW3DCL	
RC1IF		RCREG1	
RC2IE		RCREG2	_
RC2IF		RCSTA1	-
RCE, Receive Enable bit, RCE		RCSTA2	• • • • • • • • • • • • • • • • • • • •
RCREG		SPBRG1	_
RCREG1	,	SPBRG2	_
RCREG2	•	SSPADD	
RCSTA	, ,		
RCSTA1	27, 48	SSPBUF	
RCSTA2		SSPCON1	
Read/Write bit, R/W	134	SSPCON2	
Reading 16-bit Value	99	SSPSTAT	•
Receive Overflow Indicator bit, SSPOV.	135	T0STA	
Receive Status and Control Register	117	TBLPTRH	_
Register File Map	47	TBLPTRL	
Registers		TCON1	49, 101
ADCON0	49	TCON2	
ADCON1	49	TCON3	50, 103
ADRESH		TMR0H	48
ADRESL		TMR1	49
ALUSTA		TMR2	49
BRG	· · ·	TMR3H	49
BSR		TMR3L	49
CA2H	•	TXREG1	48
CA2L		TXREG2	49
CA3H		TXSTA1	48
CA3L		TXSTA2	49
		WREG	39, 48
CA4H		Regsters	•
CA4L		TMR0L	48
CPUSTA	-, -	Reset	
DDRB	-	Section	23
DDRC		Status Bits and Their Significance	
DDRD	-	Time-Out in Various Situations	
DDRE		Time-Out Sequence	
DDRF	•••••••••••••••••••••••••••••••••••••••	Restart Condition Enabled bit, RSE	
DDRG		RETFIE	
FSR0	,	RETLW	
FSR1	,	RETURN	
INDF0			
INDF1	48, 54	RLCF	
INSTA	48	RLNCF	
INTSTA	34	RRCF	
PCL	48	RRNCF	
PCLATH	48	RSE	
PIE1	35, 48	RX Pin Sampling Scheme	125
PIE2	36, 49	S	
PIR1		S	134
PIR2		SAE	136
PORTA	•	Sampling	125
PORTB		Saving STATUS and WREG in RAM	42
PORTC		SCK	
PORTD		SCL	
PORTE		SDA	
PORTF		SDI	
PORTG		SDO	