



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 66 |
| Program Memory Size | 16KB (8K x 16) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 678 x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 16x10b |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 80-TQFP |
| Supplier Device Package | 80-TQFP (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic17lc762-08-pt |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

6.0 INTERRUPTS

PIC17C7XX devices have 18 sources of interrupt:

- External interrupt from the RA0/INT pin
- Change on RB7:RB0 pins
- TMR0 Overflow
- TMR1 Overflow
- TMR2 Overflow
- TMR3 Overflow
- USART1 Transmit buffer empty
- USART1 Receive buffer full
- USART2 Transmit buffer empty
- USART2 Receive buffer full
- SSP Interrupt
- SSP I²C bus collision interrupt
- A/D conversion complete
- Capture1
- Capture2
- Capture3
- Capture4
- T0CKI edge occurred

There are six registers used in the control and status of interrupts. These are:

- CPUSTA
- INTSTA
- PIE1
- PIR1
- PIE2
- PIR2

The CPUSTA register contains the GLINTD bit. This is the Global Interrupt Disable bit. When this bit is set, all interrupts are disabled. This bit is part of the controller core functionality and is described in the Section 6.4.

FIGURE 6-1: INTERRUPT LOGIC

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupts, the return address is pushed onto the stack and the PC is loaded with the interrupt vector address. There are four interrupt vectors. Each vector address is for a specific interrupt source (except the peripheral interrupts, which all vector to the same address). These sources are:

- External interrupt from the RA0/INT pin
- TMR0 Overflow
- T0CKI edge occurred
- Any peripheral interrupt

When program execution vectors to one of these interrupt vector addresses (except for the peripheral interrupts), the interrupt flag bit is automatically cleared. Vectoring to the peripheral interrupt vector address does not automatically clear the source of the interrupt. In the peripheral Interrupt Service Routine, the source(s) of the interrupt can be determined by testing the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

When an interrupt condition is met, that individual interrupt flag bit will be set, regardless of the status of its corresponding mask bit or the GLINTD bit.

For external interrupt events, there will be an interrupt latency. For two-cycle instructions, the latency could be one instruction cycle longer.

The "return from interrupt" instruction, RETFIE, can be used to mark the end of the Interrupt Service Routine. When this instruction is executed, the stack is "POPed" and the GLINTD bit is cleared (to re-enable interrupts).





TABLE 10-1: **PORTA FUNCTIONS**

FIGURE 10-4: **RA4 AND RA5 BLOCK** DIAGRAM Serial Port Input Signal Data Bus RD PORTA (Q2) Serial Port Output Signals OE = SPEN, SYNC, TXEN, CREN, SREN for RA4 \overline{OE} = SPEN (\overline{SYNC} +SYNC, \overline{CSRC}) for RA5 Note: I/O pins have protection diodes to VDD and Vss.

| Name | Bit0 | Buffer Type | Function |
|-------------|------|-------------|---|
| RA0/INT | bit0 | ST | Input or external interrupt input. |
| RA1/T0CKI | bit1 | ST | Input or clock input to the TMR0 timer/counter and/or an external interrupt input. |
| RA2/SS/SCL | bit2 | ST | Input/output or slave select input for the SPI, or clock input for the I ² C bus. Output is open drain type. |
| RA3/SDI/SDA | bit3 | ST | Input/output or data input for the SPI, or data for the I ² C bus. Output is open drain type. |
| RA4/RX1/DT1 | bit4 | ST | Input or USART1 Asynchronous Receive input, or USART1 Synchronous Data input/output. |
| RA5/TX1/CK1 | bit5 | ST | Input or USART1 Asynchronous Transmit output, or USART1 Synchronous Clock input/output. |
| RBPU | bit7 | — | Control bit for PORTB weak pull-ups. |

Legend: ST = Schmitt Trigger input

TABLE 10-2: REGISTERS/BITS ASSOCIATED WITH PORTA

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | MCLR, WDT |
|---------------|----------------------|--------|-------|-----------------|-----------------|-----------------|----------------|-----------|---------|-------------------------|-----------|
| 10h, Bank 0 | PORTA ⁽¹⁾ | RBPU | _ | RA5/ TX1/CK1 | RA4/ RX1/DT1 | RA3/ SDI/SDA | RA2/ SS/SCL | RA1/T0CKI | RA0/INT | 0-xx 11xx | 0-uu 11uu |
| 05h, Unbanked | TOSTA | INTEDG | T0SE | TOCS | T0PS3 | T0PS2 | T0PS1 | T0PS0 | | 0000 000- | 0000 000- |
| 13h, Bank 0 | RCSTA1 | SPEN | RX9 | SREN | CREN | _ | FERR | OERR | RX9D | 0000 -00x | 0000 -00u |
| 15h, Bank 0 | TXSTA1 | CSRC | TX9 | TXEN | SYNC | _ | _ | TRMT | TX9D | 00001x | 00001u |

Legend: x = unknown, u = unchanged, - = unimplemented, reads as '0'. Shaded cells are not used by PORTA. **Note 1:** On any device RESET, these pins are configured as inputs.

10.5 PORTE and DDRE Register

PORTE is a 4-bit bi-directional port. The corresponding data direction register is DDRE. A '1' in DDRE configures the corresponding port pin as an input. A '0' in the DDRE register configures the corresponding port pin as an output. Reading PORTE reads the status of the pins, whereas writing to PORTE will write to the port latch. PORTE is multiplexed with the system bus. When operating as the system bus, PORTE contains the control signals for the address/data bus (AD15:AD0). These control signals are Address Latch Enable (ALE), Output Enable (OE) and Write (WR). The control signals OE and WR are active low signals. The timing for the system bus is shown in the Electrical Specifications section.

Note: Three pins of this port are configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. The other pin is a general purpose I/O or Capture4 pin. In the two other microcontroller modes, RE2:RE0 are general purpose I/O pins. Example 10-5 shows an instruction sequence to initialize PORTE. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

EXAMPLE 10-5: INITIALIZING PORTE

| MOVLB | 1 | | ; | Select Bank 1 |
|-------|--------|---|---|--------------------------|
| CLRF | PORTE, | F | ; | Initialize PORTE data |
| | | | ; | latches before setting |
| | | | ; | the data direction |
| | | | ; | register |
| MOVLW | 0x03 | | ; | Value used to initialize |
| | | | ; | data direction |
| MOVWF | DDRE | | ; | Set RE<1:0> as inputs |
| | | | ; | RE<3:2> as outputs |
| | | | ; | RE<7:4> are always |
| | | | ; | read as '0' |
| | | | | |

FIGURE 10-11: BLOCK DIAGRAM OF RE2:RE0 (IN I/O PORT MODE)



13.1.3.1 PWM Periods

The period of the PWM1 output is determined by Timer1 and its period register (PR1). The period of the PWM2 and PWM3 outputs can be individually software configured to use either Timer1 or Timer2 as the timebase. For PWM2, when TM2PW2 bit (PW2DCL<5>) is clear, the time base is determined by TMR1 and PR1 and when TM2PW2 is set, the time base is determined by Timer2 and PR2. For PWM3, when TM2PW3 bit (PW3DCL<5>) is clear, the time base is determined by TMR1 and PR1, and when TM2PW3 is set, the time base is determined by Timer2 and PR2.

Running two different PWM outputs on two different timers allows different PWM periods. Running all PWMs from Timer1 allows the best use of resources by freeing Timer2 to operate as an 8-bit timer. Timer1 and Timer2 cannot be used as a 16-bit timer if any PWM is being used.

The PWM periods can be calculated as follows:

period of PWM1 = $[(PR1) + 1] \times 4TOSC$

period of PWM2 = $[(PR1) + 1] \times 4TOSC$ or $[(PR2) + 1] \times 4TOSC$

period of PWM3 =
$$[(PR1) + 1] \times 4TOSC$$
 or
 $[(PR2) + 1] \times 4TOSC$

The duty cycle of PWMx is determined by the 10-bit value DCx<9:0>. The upper 8-bits are from register PWxDCH and the lower 2-bits are from PWxDCL<7:6> (PWxDCH:PWxDCL<7:6>). Table 13-4 shows the maximum PWM frequency (FPWM), given the value in the period register.

The number of bits of resolution that the PWM can achieve depends on the operation frequency of the device as well as the PWM frequency (FPWM).

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log\left(2\right)} \quad \text{bits}$$

where: FPWM = 1 / period of PWM

The PWMx duty cycle is as follows:

PWMx Duty Cycle = (DCx) x TOSC

where DCx represents the 10-bit value from PWxDCH:PWxDCL.

If DCx = 0, then the duty cycle is zero. If PRx = PWxDCH, then the PWM output will be low for one to four Q-clocks (depending on the state of the PWxDCL<7:6> bits). For a duty cycle to be 100%, the PWxDCH value must be greater then the PRx value.

The duty cycle registers for both PWM outputs are double buffered. When the user writes to these registers, they are stored in master latches. When TMR1 (or TMR2) overflows and a new PWM period begins, the master latch values are transferred to the slave latches and the PWMx pin is forced high.

| Note: | For PW1DCH, PW1DCL, PW2DCH, |
|-------|---|
| | PW2DCL, PW3DCH and PW3DCL regis- |
| | ters, a write operation writes to the "master |
| | latches", while a read operation reads the |
| | "slave latches". As a result, the user may |
| | not read back what was just written to the |
| | duty cycle registers (until transferred to |
| | slave latch). |

The user should also avoid any "read-modify-write" operations on the duty cycle registers, such as: ADDWF PW1DCH. This may cause duty cycle outputs that are unpredictable.

| TABLE 13-4: | PWM FREQUENCY vs. |
|-------------|-----------------------------|
| | RESOLUTION AT 33 MHz |

| PWM | Frequency (kHz) | | | | | | | | | |
|------------------------|-----------------|-------|---------|-------|-------|--|--|--|--|--|
| Frequency | 32.2 | 64.5 | 90.66 | 128.9 | 515.6 | | | | | |
| PRx Value | 0xFF | 0x7F | 0x5A | 0x3F | 0x0F | | | | | |
| High Resolution | 10-bit | 9-bit | 8.5-bit | 8-bit | 6-bit | | | | | |
| Standard Resolution | 8-bit | 7-bit | 6.5-bit | 6-bit | 4-bit | | | | | |

13.1.3.2 PWM INTERRUPTS

The PWM modules make use of the TMR1 and/or TMR2 interrupts. A timer interrupt is generated when TMR1 or TMR2 equals its period register and on the following increment is cleared to zero. This interrupt also marks the beginning of a PWM cycle. The user can write new duty cycle values before the timer rollover. The TMR1 interrupt is latched into the TMR1IF bit and the TMR2 interrupt is latched into the TMR2IF bit. These flags must be cleared in software.





TABLE 14-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | MCLR, WDT |
|-------------|--------|-------------|------------|-------------|----------|-------|-------|-------|-------|-------------------------|-----------|
| 16h, Bank 1 | PIR1 | RBIF | TMR3IF | TMR2IF | TMR1IF | CA2IF | CA1IF | TX1IF | RC1IF | x000 0010 | u000 0010 |
| 17h, Bank 1 | PIE1 | RBIE | TMR3IE | TMR2IE | TMR1IE | CA2IE | CA1IE | TX1IE | RC1IE | 0000 0000 | 0000 0000 |
| 13h, Bank 0 | RCSTA1 | SPEN | RX9 | SREN | CREN | | FERR | OERR | RX9D | x00-000x | 0000 -00u |
| 16h, Bank 0 | TXREG1 | Serial Port | Transmit I | Register (L | JSART1) | | | | | xxxx xxxx | uuuu uuuu |
| 15h, Bank 0 | TXSTA1 | CSRC | TX9 | TXEN | SYNC | _ | — | TRMT | TX9D | 00001x | 00001u |
| 17h, Bank 0 | SPBRG1 | Baud Rate | Generato | r Register | (USART1) | | | | | 0000 0000 | 0000 0000 |
| 10h, Bank 4 | PIR2 | SSPIF | BCLIF | ADIF | _ | CA4IF | CA3IF | TX2IF | RC2IF | 000- 0010 | 000- 0010 |
| 11h, Bank 4 | PIE2 | SSPIE | BCLIE | ADIE | | CA4IE | CA3IE | TX2IE | RC2IE | 000- 0000 | 000- 0000 |
| 13h, Bank 4 | RCSTA2 | SPEN | RX9 | SREN | CREN | | FERR | OERR | RX9D | x00- 0000 | 0000 -00u |
| 16h, Bank 4 | TXREG2 | Serial Port | Transmit I | Register (L | JSART2) | | | | | xxxx xxxx | uuuu uuuu |
| 15h, Bank 4 | TXSTA2 | CSRC | TX9 | TXEN | SYNC | _ | — | TRMT | TX9D | 00001x | 00001u |
| 17h, Bank 4 | SPBRG2 | Baud Rate | Generato | r Register | (USART2) | | | | - | 0000 0000 | 0000 0000 |

Legend: x = unknown, u = unchanged, - = unimplemented, read as a '0'. Shaded cells are not used for asynchronous transmission.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | MCLR, WDT |
|-------------|--------|-----------|----------|------------|--------|-------|-------|-------|-------|-------------------------|-----------|
| 16h, Bank 1 | PIR1 | RBIF | TMR3IF | TMR2IF | TMR1IF | CA2IF | CA1IF | TX1IF | RC1IF | x000 0010 | u000 0010 |
| 17h, Bank 1 | PIE1 | RBIE | TMR3IE | TMR2IE | TMR1IE | CA2IE | CA1IE | TX1IE | RC1IE | 0000 0000 | 0000 0000 |
| 13h, Bank 0 | RCSTA1 | SPEN | RX9 | SREN | CREN | _ | FERR | OERR | RX9D | x00-000x | 0000 -00u |
| 15h, Bank 0 | TXSTA1 | CSRC | TX9 | TXEN | SYNC | _ | _ | TRMT | TX9D | 00001x | 00001u |
| 16h, Bank 0 | TXREG1 | TX7 | TX6 | TX5 | TX4 | TX3 | TX2 | TX1 | TX0 | xxxx xxxx | uuuu uuuu |
| 17h, Bank 0 | SPBRG1 | Baud Rate | Generato | r Register | | | | | | 0000 0000 | 0000 0000 |
| 10h, Bank 4 | PIR2 | SSPIF | BCLIF | ADIF | _ | CA4IF | CA3IF | TX2IF | RC2IF | 000- 0010 | 000- 0010 |
| 11h, Bank 4 | PIE2 | SSPIE | BCLIE | ADIE | _ | CA4IE | CA3IE | TX2IE | RC2IE | 000- 0000 | 000- 0000 |
| 13h, Bank 4 | RCSTA2 | SPEN | RX9 | SREN | CREN | _ | FERR | OERR | RX9D | 0000 - 00x | 0000 -00u |
| 16h, Bank 4 | TXREG2 | TX7 | TX6 | TX5 | TX4 | TX3 | TX2 | TX1 | TX0 | xxxx xxxx | uuuu uuuu |
| 15h, Bank 4 | TXSTA2 | CSRC | TX9 | TXEN | SYNC | _ | _ | TRMT | TX9D | 00001x | 00001u |
| 17h, Bank 4 | SPBRG2 | Baud Rate | Generato | r Register | | | | | | 0000 0000 | 0000 0000 |

TABLE 14-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, u = unchanged, - = unimplemented, read as a '0'. Shaded cells are not used for synchronous slave transmission.

| TABLE 14-11: | REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION |
|--------------|--|
|--------------|--|

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | MCLR, WDT |
|-------------|---|-----------|----------|------------|--------|-------|-------|-------|-------|-------------------------|-----------|
| 16h, Bank1 | PIR1 | RBIF | TMR3IF | TMR2IF | TMR1IF | CA2IF | CA1IF | TX1IF | RC1IF | x000 0010 | u000 0010 |
| 17h, Bank1 | PIE1 | RBIE | TMR3IE | TMR2IE | TMR1IE | CA2IE | CA1IE | TX1IE | RC1IE | 0000 0000 | 0000 0000 |
| 13h, Bank0 | RCSTA1 | SPEN | RX9 | SREN | CREN | _ | FERR | OERR | RX9D | x00-000x | 0000 -00u |
| 14h, Bank0 | RCREG1 | RX7 | RX6 | RX5 | RX4 | RX3 | RX2 | RX1 | RX0 | xxxx xxxx | uuuu uuuu |
| 15h, Bank 0 | TXSTA1 | CSRC | TX9 | TXEN | SYNC | _ | _ | TRMT | TX9D | 00001x | 00001u |
| 17h, Bank 0 | SPBRG1 | Baud Rate | Generato | r Register | | | | | | 0000 0000 | 0000 0000 |
| 10h, Bank 4 | PIR2 | SSPIF | BCLIF | ADIF | — | CA4IF | CA3IF | TX2IF | RC2IF | 000- 0010 | 000- 0010 |
| 11h, Bank 4 | PIE2 | SSPIE | BCLIE | ADIE | — | CA4IE | CA3IE | TX2IE | RC2IE | 000- 0000 | 000- 0000 |
| 13h, Bank 4 | RCSTA2 | SPEN | RX9 | SREN | CREN | _ | FERR | OERR | RX9D | 0000 - 00x | 0000 -00u |
| 14h, Bank 4 | RCREG2 | RX7 | RX6 | RX5 | RX4 | RX3 | RX2 | RX1 | RX0 | xxxx xxxx | uuuu uuuu |
| 15h, Bank 4 | TXSTA2 | CSRC | TX9 | TXEN | SYNC | _ | — | TRMT | TX9D | 00001x | 00001u |
| 17h, Bank 4 | 17h, Bank 4 SPBRG2 Baud Rate Generator Register | | | | | | | | | | 0000 0000 |

Legend: x = unknown, u = unchanged, - = unimplemented, read as a '0'. Shaded cells are not used for synchronous slave reception.

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | |
|-------|--|--|----------------|----------------------------|-------------------------|----------------|----------------|-------------|--|--|--|--|--|
| | GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | | | | | |
| | bit 7 | | | | - | | | bit 0 | | | | | |
| bit 7 | 1 = Enabl | eneral Call En e interrupt whe ral call addres | en a genera | | | received in t | he SSPSR | | | | | | |
| bit 6 | ACKSTAT | r : Acknowledg | e Status bit | (in I ² C Maste | er mode only | y) | | | | | | | |
| | 1 = Ackno | <u>Transmit mod</u> owledge was n owledge was re | ot received | | | | | | | | | | |
| bit 5 | ACKDT: A | Acknowledge | Data bit (in l | ² C Master m | ode only) | | | | | | | | |
| | Value that receive. | Receive mode t will be transn cknowledge owledge | | the user initi | ates an Ack | nowledge se | quence at th | ne end of a | | | | | |
| bit 4 | ACKEN: / | Acknowledge | Sequence E | nable bit (in | I ² C Master | mode only) | | | | | | | |
| | 1 = Initiate Autom | <u>In Master Receive mode:</u> 1 = Initiate Acknowledge sequence on SDA and SCL pins and transmit AKDT data bit. Automatically cleared by hardware. 0 = Acknowledge sequence idle | | | | | | | | | | | |
| | Note: If the I ² C module is not in the IDLE mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled). | | | | | | | | | | | | |
| bit 3 | 1 = Enabl | RCEN : Receive Enable bit (in I ² C Master mode only) 1 = Enables Receive mode for I ² C 0 = Receive idle | | | | | | | | | | | |
| | Note: | If the I ² C mo the SSPBUF | | | | | | ooling) and | | | | | |
| bit 2 | PEN: STO | OP Condition E | Enable bit (ir | n I ² C Master | mode only) | | | | | | | | |
| | 1 = Initiate | ase Control: e STOP condit condition idle | | and SCL pir | ns. Automati | ically cleared | l by hardwar | e. | | | | | |
| | Note: | If the I ² C mo the SSPBUF | | | | | | | | | | | |
| bit 1 | 1 = Initiate | RSEN : Repeated Start Condition Enabled bit (in I^2C Master mode only) I = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware. | | | | | | | | | | | |
| | Note: | If the I ² C mo the SSPBUF | | | | | | ooling) and | | | | | |
| bit 0 | 1 = Initiate | RT Condition START cond T condition idl | ition on SD | | | | d by hardwa | are. | | | | | |
| | Note: | | | | | | | | | | | | |
| | Legend: | | | | | | | | | | | | |
| | R = Read | able bit | W = W | ritable bit | U = Unim | plemented b | oit, read as ' | 0' | | | | | |
| | 1 | | | | | | | | | | | | |

- n = Value at POR Reset '1' = Bit is set

REGISTER 15-3: SSPCON2: SYNC SERIAL PORT CONTROL REGISTER2 (ADDRESS 12h, BANK 6)

x = Bit is unknown

'0' = Bit is cleared

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 15-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

EXAMPLE 15-1: LOADING THE SSPBUF (SSPSR) REGISTER

| l | | MOVLB | 6 | | ; | Bank 6 |
|---|------|-------|---------|--------|---|------------------|
| | LOOP | BTFSS | SSPSTAT | , BF | ; | Has data been |
| | | | | | ; | received |
| | | | | | ; | (transmit |
| | | | | | ; | complete)? |
| | | GOTO | LOOP | | ; | No |
| | | MOVPF | SSPBUF, | RXDATA | ; | Save in user RAM |
| | | MOVFP | TXDATA, | SSPBUF | ; | New data to xmit |
| | | | | | | |

The SSPSR is not directly readable, or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

15.1.2 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON registers and then set bit SSPEN. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the DDR register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have DDRB<7> cleared
- SCK (Master mode) must have DDRB<6> cleared
- SCK (Slave mode) must have DDRB<6> set
- SS must have PORTA<2> set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (DDR) register to the opposite value.

15.1.3 TYPICAL CONNECTION

Figure 15-5 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



FIGURE 15-5: SPI MASTER/SLAVE CONNECTION

15.2.5 MASTER MODE

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is idle, with both the S and P bits clear.

In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start

FIGURE 15-17: SSP BLOCK DIAGRAM (I²C MASTER MODE)



15.2.11 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or either half of a 10-bit address, is accomplished by simply writing a value to SSPBUF register. This action will set the buffer full flag (BF) and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time spec). SCL is held low for one baud rate generator roll over count (TBRG). Data should be valid before SCL is released high (see Data setup time spec). When the SCL pin is released high, it is held that way for TBRG, the data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA, allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs or if data was received properly. The status of ACK is read into the ACKDT on the falling edge of the ninth clock. If the master receives an acknowledge, the acknowledge status bit (AKSTAT) is cleared. If not, the bit is set. After the ninth clock, the SSPIF is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 15-26).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin, allowing the slave to respond with an acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

15.2.11.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

15.2.11.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

15.2.11.3 AKSTAT Status Flag

In Transmit mode, the AKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an acknowledge (ACK = 0) and is set when the slave does not acknowledge (ACK = 1). A slave sends an acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

FIGURE 15-32: STOP CONDITION FLOW CHART



Figure 16-2 shows the conversion sequence and the terms that are used. Acquisition time is the time that the A/D module's holding capacitor is connected to the external voltage level. Then, there is the conversion time of 12 TAD, which is started when the GO bit is set. The sum of these two times is the sampling time. There is a minimum acquisition time to ensure that the holding capacitor is charged to a level that will give the desired accuracy for the A/D conversion.

FIGURE 16-2: A/D CONVERSION SEQUENCE

| Acquisition Time | A/D Conversion Time |
|---|---|
| | A/D conversion complete, result is loaded in ADRES register. Holding capacitor begins acquiring voltage level on selected channel, ADIF bit is set. |
| | /hen A/D conversion is started setting the GO bit). |
| When A/D holding cap After A/D conversion, c | acitor starts to charge. r when new A/D channel is selected. |

| ADD | OWFC | ADD WR | EG and C | arry bit | to f | | | | | | |
|------------|---|--|---|----------|---------------------|--|--|--|--|--|--|
| Syn | tax: | [label] A | [label] ADDWFC f,d | | | | | | | | |
| Ope | rands: | $\begin{array}{l} 0 \leq f \leq 25 \\ d \in [0,1] \end{array}$ | $\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$ | | | | | | | | |
| Ope | ration: | (WREG) · | $(WREG) + (f) + C \rightarrow (dest)$ | | | | | | | | |
| Stat | us Affected: | OV, C, D0 | OV, C, DC, Z | | | | | | | | |
| Enc | oding: | 0001 | 000d | ffff | ffff | | | | | | |
| Des | cription: | memory lo placed in V | Add WREG, the Carry Flag and data memory location 'f'. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed in data memory location 'f'. | | | | | | | | |
| Wor | ds: | 1 | 1 | | | | | | | | |
| Сус | les: | 1 | 1 | | | | | | | | |
| QC | ycle Activity: | | | | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | | | | |
| | Decode | Read register 'f' | Proces Data | - | rite to tination | | | | | | |
| <u>Exa</u> | mple: | ADDWFC | REG (| D | | | | | | | |
| | Before Instru Carry bit REG WREG | = 1 = 0x02 | | | | | | | | | |
| | After Instruct Carry bit REG | | | | | | | | | | |

| AND | DLW | And Lite | And Literal with WREG | | | | | | | | |
|--------------------|----------------|---------------------|---|-----|---|------------------|--|--|--|--|--|
| Synt | ax: | [label] A | [label] ANDLW k | | | | | | | | |
| Ope | rands: | $0 \le k \le 25$ | $0 \le k \le 255$ | | | | | | | | |
| Ope | ration: | (WREG) | (WREG) .AND. (k) \rightarrow (WREG) | | | | | | | | |
| Statu | us Affected: | Z | Z | | | | | | | | |
| Enco | oding: | 1011 | 0101 | kkk | k | kkkk | | | | | |
| Des | cription: | | The contents of WREG are AND'ed with the 8-bit literal 'k'. The result is placed in WREG. | | | | | | | | |
| Wor | ds: | 1 | 1 | | | | | | | | |
| Cycl | es: | 1 | 1 | | | | | | | | |
| QC | vcle Activity: | | | | | | | | | | |
| | Q1 | Q2 | Q | 3 | | Q4 | | | | | |
| | Decode | Read literal 'k' | Proce Dat | | - | Vrite to VREG | | | | | |
| | | | | | | | | | | | |
| <u>Exar</u> | <u>mple</u> : | ANDLW | 0x5F | | | | | | | | |
| Before Instruction | | | | | | | | | | | |

WREG = 0xA3 After Instruction WREG = 0x03

| Carry bit | = | 0 |
|-----------|---|------|
| REG | = | 0x02 |
| WREG | = | 0x50 |

PIC17C7XX

| MO | VFP | Move f to | р | MOVLB | | | |
|------|----------------|--|------------|-----------|---------------|--------------|--|
| Syn | tax: | [<i>label</i>] N | 10VFP | Syntax: | | | |
| Ope | erands: | $0 \le f \le 255$ | - | Operands: | | | |
| | | 0 ≤ p ≤ 31 | | | | Operation: | |
| Ope | eration: | $(f) \to (p)$ | | | | Status Affeo | |
| Stat | us Affected: | None | | | | Encoding: | |
| Enc | oding: | 011p | pppp | ffff | ffff | Description | |
| Des | cription: | | | | | | |
| | | Either 'p' or special situ | | e WREC | G (a useful, | Words: | |
| | | • | | | for transfer- | | |
| | | - Q Cycle Act | | | | | |
| | | eral registe or an I/O po indirectly a | ort). Both | Q Decc | | | |
| Wor | ds: | 1 | | | | | |
| Cyc | les: | 1 | | | | | |
| QC | ycle Activity: | | | Example: | | | |
| | Q1 | Q2 | Q3 | 3 | Q4 | Before | |
| | Decode | Read | Proce | | Write | BS | |
| | | register 'f' | Data | а | register 'p' | After In | |

| Example: | MOVFP | REG1, | REG2 |
|----------------|--------|-------|------|
| Before Instru | uction | | |
| REG1 | = | 0x33, | |
| REG2 | = | 0x11 | |
| After Instruct | tion | | |
| REG1 | = | 0x33, | |
| REG2 | = | 0x33 | |

Move Literal to low nibble in BSR [label] MOVLB k $0 \leq k \leq 15$ $k \rightarrow (BSR<3:0>)$ ected: None 1011 1000 uuuu kkkk The four-bit literal 'k' is loaded in the ı: Bank Select Register (BSR). Only the low 4-bits of the Bank Select Register are affected. The upper half of the BSR is unchanged. The assembler will encode the "u" fields as '0'. 1 1 ctivity: 1 Q2 Q3 Q4 Write literal ode Read Process literal 'k' Data 'k' to BSR<3:0> MOVLB 5

| Before Instruction BSR register | | 0x22 |
|------------------------------------|---|---------------|
| After Instruction BSR register | = | 0x25 (Bank 5) |

| MCP2510 MCRFXXX | | | | | | | | | | | | | | | | | | > | > | > | > |
|---------------------------|--|-----------------------------------|-----------------------------------|--|--------------------------------|--|-----------------------------------|--|---|---|---|---|---|--|------------------------|-------------------------------------|---------------------------------------|-------------------------------------|---|---|-----------------------------|
| хххсэн | | | | > | | | | | > | | | | | | > | ~ | | | | | |
| 63CXX 52CXX\ 54CXX\ | | | | ~ | | | | | ~ | | | | | | | | | | | | |
| PIC18CXX2 | > | | > | > | > | | | > | > | | > | | | | | | | | | | |
| XXTOTIOI | > | > | | > | > | | | > | > | | | | | > | | | | | | | |
| PIC17C4X | > | > | | > | > | | | > | > | > | | | | | | | | | | | |
| PIC16C9XX | > | | | > | > | > | | > | > | | | > | | | | | | | | | |
| PIC16F8XX | > | | | > | > | | > | > | > | | | | | | | | | | | | |
| PIC16C8X | > | | | > | > | > | | > | > | > | | | | | | | | | | | |
| PIC16C7XX | > | | | > | > | > | | > | > | | | | | | | | | | | | |
| PIC16C7X | > | | | > | > | > | *> | > | > | ÷, | ÷, | | | | | | | | | | |
| PIC16F62X | > | | | > | **> | | | **> | **/ | | | | | | | | | | | | |
| PIC16CXXX | > | | | > | > | > | | > | > | > | | | | | | | | | | | |
| PIC16C6X | > | | | > | > | > | *> | > | > | | * | | | | | | | | | | |
| PIC16C5X | > | | | > | > | > | | > | > | > | | | | | | | | | | | |
| PIC14000 | > | | | > | > | | | > | > | | | | > | | | | | | | | |
| PIC12CXXX | > | | | > | or < | ` | | > | > | | | | | | | | | | 5 | | |
| | MPLAB [®] Integrated Development Environment | MPLAB [®] C17 C Compiler | MPLAB [®] C18 C Compiler | MPASM TM Assembler/ MPLINK TM Object Linker | MPLAB® ICE In-Circuit Emulator | ICEPIC TM In-Circuit Emulator | MPLAB® ICD In-Circuit Debugger | PICSTART® Plus Entry Level Development Programmer | PRO MATE® II Universal Device Programmer | PICDEM TM 1 Demonstration Board | PICDEM TM 2 Demonstration Board | PICDEM TM 3 Demonstration Board | PICDEM TM 14A Demonstration Board | PICDEM TM 17 Demonstration Board | KEELoq® Evaluation Kit | KEELoQ [®] Transponder Kit | microlD [™] Programmer's Kit | 125 kHz microlD™ Developer's Kit | 125 kHz Anticollision microlD™ Developer's Kit | 13.56 MHz Anticollision microlD™ Developer's Kit | MCP2510 CAN Developer's Kit |
| | | | | ttoS | | ∋telum∃ | Debugger | | Program | | | | stiX ls | | | | | | | | |

© 1998-2013 Microchip Technology Inc.

PIC17C7XX







| Bus Collision During a RESTART Condition |
|--|
| Bus Collision During a START Condition 171 |
| Bus Collision During a STOP Condition 174 |
| Bus Collision Interrupt Enable, BCLIE |
| Bus Collision Interrupt Flag bit, BCLIF |
| C |
| C 11, 51 |
| CA1/PR3 102 |
| CA1ED0 101 |
| CA1ED1 101 |
| CA1IE |
| CA1IF |
| CA1OVF 102 |
| CA2ED0 101 |
| CA2ED1 101 |
| CA2H |
| CA2IE |
| CA2IF |
| CA2L |
| CA2OVF |
| CA3H |
| CA3IE |
| CA3IF |
| CA3L |
| CA4H |
| CA4IE |
| CA4IF |
| Calculating Baud Rate Error120 |
| CALL |
| Capacitor Selection |
| Ceramic Resonators |
| Crystal Oscillator |
| Capture |
| |
| Capture Sequence to Bead Example 113 |
| Capture Sequence to Read Example113 Capture1 |
| Capture1 |
| Capture1 Mode101 |
| Capture 1 Mode |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 101 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 Interrupt 37 Capture 3 Interrupt 37 |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 101 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 Interrupt 37 Capture 3 Interrupt 37 Capture 3 Interrupt 36 Capture 3 Interrupt 36 Capture 3 Interrupt 38 |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 101 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 Interrupt 37 Capture 3 Interrupt 102, 103 Capture 3 Interrupt 102, 103 Capture 3 Interrupt 102, 103 Capture 3 Interrupt 103 Capture 3 Interrupt 103 Capture 4 Interrupt 103 |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 101 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 3 Interrupt Flag bit, CA3IF 38 Capture 4 Interrupt Enable, CA4IE 36 Capture 4 Interrupt Flag bit, CA4IF 38 |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 37 Mode 101 Overflow 102, 103 Capture 2 37 Capture 2 Interrupt 37 Capture 3 Interrupt 37 Capture 3 Interrupt 37 Capture 3 Interrupt 36 Capture 3 Interrupt 38 Capture 4 Interrupt 36 Capture 4 Interrupt 37 Capture 4 Interrupt 38 Capture 4 Interrupt 38 Capture 4 Interrupt 12 Mathematic Additionary 4 38 Capture 4 10 |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 37 Mode 101 Overflow 102, 103 Capture 2 37 Capture 2 Interrupt 37 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 3 Interrupt Flag bit, CA3IF 38 Capture 4 Interrupt Enable, CA4IE 36 Capture 4 Interrupt Flag bit, CA4IF 38 Carry (C) 11 Ceramic Resonators 17 |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 37 Mode 101 Overflow 102, 103 Capture 2 37 Capture 2 Interrupt 37 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 3 Interrupt Flag bit, CA3IF 38 Capture 4 Interrupt Enable, CA4IE 36 Capture 4 Interrupt Flag bit, CA4IF 38 Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 37 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 Interrupt 37 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 3 Interrupt Flag bit, CA3IF 38 Capture 4 Interrupt Enable, CA4IE 36 Capture 4 Interrupt Flag bit, CA4IF 38 Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 37 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 Interrupt 37 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 3 Interrupt Enable, CA3IF 38 Capture 4 Interrupt Enable, CA4IE 36 Capture 4 Interrupt Flag bit, CA4IF 38 Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 37 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 Interrupt 37 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 3 Interrupt Flag bit, CA3IF 38 Capture 4 Interrupt Enable, CA4IE 36 Capture 4 Interrupt Flag bit, CA4IF 38 Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 Clearing the Prescaler 193 |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 37 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 102, 103 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 3 Interrupt Enable, CA3IF 38 Capture 4 Interrupt Enable, CA4IE 36 Capture 4 Interrupt Flag bit, CA4IF 38 Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 Clearing the Prescaler 193 Clock Polarity Select bit, CKP 135 |
| Capture 1 101 Overflow 102, 103 Capture 1 Interrupt 37 Capture 2 37 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 102, 103 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 3 Interrupt Enable, CA3IF 38 Capture 4 Interrupt Enable, CA4IE 36 Capture 4 Interrupt Flag bit, CA4IF 38 Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 Clearing the Prescaler 193 Clock Polarity Select bit, CKP 135 Clock/Instruction Cycle (Figure) 21 |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 102, 103 Mode 101 Overflow 102, 103 Capture 2 102, 103 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 3 Interrupt Flag bit, CA3IF 38 Capture 4 Interrupt Flag bit, CA4IF 36 Capture 4 Interrupt Flag bit, CA4IF 36 Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 Clearing the Prescaler 193 Clock Polarity Select bit, CKP 135 Clock/Instruction Cycle (Figure) 21 Clocking Scheme/Instruction Cycle 21 |
| Capture 1 101 Overflow 102, 103 Capture 1 Interrupt 37 Capture 2 37 Mode 101 Overflow 102, 103 Capture 2 37 Capture 2 Interrupt 37 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 3 Interrupt Enable, CA3IF 38 Capture 4 Interrupt Enable, CA4IE 36 Capture 4 Interrupt Enable, CA4IF 38 Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 Clearing the Prescaler 193 Clock Polarity Select bit, CKP 135 Clock/Instruction Cycle (Figure) 21 Clocking Scheme/Instruction Cycle 21 CLRF 207 |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 37 Capture 2 101 Overflow 102, 103 Capture 2 102, 103 Capture 2 102, 103 Capture 2 104 Overflow 102, 103 Capture 2 104 Overflow 102, 103 Capture 2 Interrupt Capture 3 Interrupt Enable, CA3IE Capture 4 Interrupt Flag bit, CA3IF Capture 4 Interrupt Enable, CA4IE Capture 4 Interrupt Flag bit, CA4IF Capture 4 Interrupt Flag bit, CA4IF Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 Clock Polarity Select bit, CKP 135 Clock/Instruction Cycle (Figure) 21 Clocking Scheme/Instruction Cycle 21 Clocking Scheme/Instruction Cycle 21 |
| Capture 1 101 Mode 102, 103 Capture 1 Interrupt 37 Capture 2 102, 103 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 1102, 103 Capture 2 1102, 103 Capture 3 Interrupt Enable, CA3IE Capture 3 Interrupt Enable, CA3IF Capture 4 Interrupt Flag bit, CA4IF Capture 4 Interrupt Flag bit, CA4IF Garry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 Clock Polarity Select bit, CKP 135 Clock/Instruction Cycle (Figure) 21 Clocking Scheme/Instruction Cycle 21 Clocking Scheme/Instruction Cycle 21 CLRWDT 208 Code Examples 207 |
| Capture 1 Mode 101 Overflow 102, 103 Capture 1 Interrupt 37 Capture 2 101 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 1102, 103 Capture 3 Interrupt Enable, CA3IE Capture 3 Interrupt Enable, CA3IF Capture 4 Interrupt Flag bit, CA4IF Capture 4 Interrupt Flag bit, CA4IF Capture 4 Interrupt Flag bit, CA4IF Garry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 Clock Polarity Select bit, CKP 135 Clock/Instruction Cycle (Figure) 21 Clock/Instruction Cycle (Figure) 21 Clocking Scheme/Instruction Cycle 21 CLRF 207 CLRWDT 208 Code Examples 104 Indirect Addres |
| Capture 1 101 Overflow 102, 103 Capture 1 Interrupt 37 Capture 2 37 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 37 Capture 2 37 Capture 2 37 Capture 3 102, 103 Capture 4 37 Capture 3 Interrupt Enable, CA3IE Capture 4 Interrupt Flag bit, CA3IF Capture 4 Interrupt Flag bit, CA4IE Capture 4 Interrupt Flag bit, CA4IF Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 Clock Polarity Select bit, CKP 135 Clock/Instruction Cycle (Figure) 21 Clocking Scheme/Instruction Cycle 21 CLRWDT 208 Code Examples 104 Indirect Addressing 55 Loading the SSPBUF register 138 |
| Capture 1 Mode 101 Overflow 102, 103 Capture 1 Interrupt 37 Capture 2 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 3 Interrupt Enable, CA3IF 38 Capture 4 Interrupt Enable, CA4IE 36 Capture 4 Interrupt Flag bit, CA4IF 38 Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 Clock Polarity Select bit, CKP 135 Clock/Instruction Cycle (Figure) 21 Clocking Scheme/Instruction Cycle 21 CLRF 207 CLRWDT 208 Code Examples 104 Indirect Addressing 55 Loading the SSPBUF register 138 Saving Status and WREG in RAM 42 |
| Capture 1 101 Overflow 102, 103 Capture 1 Interrupt 37 Capture 2 37 Mode 101 Overflow 102, 103 Capture 2 37 Capture 2 Interrupt 37 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 3 Interrupt Flag bit, CA3IF 38 Capture 4 Interrupt Enable, CA4IE 36 Capture 4 Interrupt Flag bit, CA4IF 38 Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 Clock Polarity Select bit, CKP 135 Clock/Instruction Cycle (Figure) 21 Clock/Instruction Cycle (Figure) 21 Clocking Scheme/Instruction Cycle 21 CLRF 207 CLRWDT 208 Code Examples 104 Indirect Addressing 55 Loading the SSPBUF register 138 |
| Capture 1 101 Overflow 102, 103 Capture 1 Interrupt 37 Capture 2 37 Mode 101 Overflow 102, 103 Capture 2 37 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 3 Interrupt Enable, CA3IF 38 Capture 4 Interrupt Enable, CA4IE 36 Capture 4 Interrupt Flag bit, CA4IF 38 Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 Clock Polarity Select bit, CKP 135 Clocking Scheme/Instruction Cycle 21 Clocking Scheme/Instruction Cycle 21 Clark DT 208 Code Examples 103 Indirect Addressing 55 Loading the SSPBUF register 138 Saving Status and WREG in RAM 42 Table Read 64 Table Write 62 |
| Capture 1 Mode 101 Overflow 102, 103 Capture 1 Interrupt 37 Capture 2 Mode 101 Overflow 102, 103 Capture 2 101 Overflow 102, 103 Capture 2 Interrupt 37 Capture 2 Interrupt 37 Capture 3 Interrupt Enable, CA3IE 36 Capture 4 Interrupt Flag bit, CA3IF 38 Capture 4 Interrupt Enable, CA4IE 36 Carry (C) 11 Ceramic Resonators 17 Circular Buffer 54 CKE 134 CKP 135 Clock/Instruction Cycle (Figure) 21 Clocking Scheme/Instruction Cycle 21 CLRF 207 CLRWDT 208 Code Examples 104 Indirect Addressing 55 Loading the SSPBUF register 138 Saving Status and WREG in RAM 42 Table Read 64 |

| Configuration | |
|--|----------------------------------|
| Bits | |
| Locations | 192 |
| Oscillator | 17, 192 |
| Word | 191 |
| CPFSEQ | 209 |
| CPFSGT | 209 |
| CPFSLT | |
| CPUSTA | |
| Crystal Operation, Overtone Crystals | |
| Crystal or Ceramic Resonator Operation | |
| Crystal Oscillator | |
| , , | 17 |
| D | |
| D/Ā | 134 |
| Data Memory | |
| GPR | . 43, 46 |
| Indirect Addressing | 54 |
| Organization | |
| SFR | |
| Data Memory Banking | |
| Data/Address bit, D/A | |
| DAW | |
| | |
| DC | , - |
| DDRB | , , |
| DDRC | , , |
| DDRD | |
| DDRE | , , |
| DDRF | 49 |
| DDRG | 49 |
| DECF | 211 |
| DECFSNZ | 212 |
| DECFSZ | |
| Delay From External Clock Edge | |
| Digit Borrow | |
| Digit Carry (DC) | |
| | |
| Duty Cycle | 107 |
| E | |
| Electrical Characteristics | |
| PIC17C752/756 | |
| Absolute Maximum Ratings | 239 |
| Capture Timing | 253 |
| CLKOUT and I/O Timing | 250 |
| DC Characteristics | 242 |
| External Clock Timing | |
| Memory Interface Read Timing | |
| Memory Interface Write Timing | |
| Parameter Measurement Information | |
| Reset, Watchdog Timer, Oscillator Start-up | - |
| 3 | |
| Timer and Power-up Timer Timing | |
| Timer0 Clock Timing | |
| Timer1, Timer2 and Timer3 Clock Timing | |
| Timing Parameter Symbology | |
| USART Module Synchronous Receive Timi | |
| USART Module Synchronous Transmission | |
| Timing | |
| | 1 |
| EPROM Memory Access Time Order Suffix | 260 |
| | 260 45 |
| EPROM Memory Access Time Order Suffix | 260 45 5 |
| EPROM Memory Access Time Order Suffix Errata Extended Microcontroller | 260 45 5 43 |
| EPROM Memory Access Time Order Suffix Errata Extended Microcontroller Extended Microcontroller Mode | 260 45 5 43 45 |
| EPROM Memory Access Time Order Suffix Errata Extended Microcontroller | 260 45 5 43 45 45 |

NOTES:

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 **China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820