



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	32KB (16K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	902 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic17lc766-08-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

1.0 OVERVIEW

This data sheet covers the PIC17C7XX group of the PIC17CXXX family of microcontrollers. The following devices are discussed in this data sheet:

- PIC17C752
- PIC17C756A
- PIC17C762
- PIC17C766

The PIC17C7XX devices are 68/84-pin, EPROM based members of the versatile PIC17CXXX family of low cost, high performance, CMOS, fully static, 8-bit microcontrollers.

All PIC[®] microcontrollers employ an advanced RISC architecture. The PIC17CXXX has enhanced core features, 16-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 16-bit wide instruction word with a separate 8-bit wide data path. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 58 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance. For mathematical intensive applications, all devices have a single cycle 8 x 8 Hardware Multiplier.

PIC17CXXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

PIC17C7XX devices have up to 902 bytes of RAM and 66 I/O pins. In addition, the PIC17C7XX adds several peripheral features, useful in many high performance applications, including:

- Four timer/counters
- Four capture inputs
- Three PWM outputs
- Two independent Universal Synchronous Asynchronous Receiver Transmitters (USARTs)
- An A/D converter (multi-channel, 10-bit resolution)
- A Synchronous Serial Port (SPI and I²C w/ Master mode)

These special features reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption.

There are four oscillator options, of which the single pin RC oscillator provides a low cost solution, the LF oscillator is for low frequency crystals and minimizes power consumption, XT is a standard crystal and the EC is for external clock input.

The SLEEP (power-down) mode offers additional power saving. Wake-up from SLEEP can occur through several external and internal interrupts and device RESETS.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software malfunction.

There are four configuration options for the device operational mode:

- Microprocessor
- Microcontroller
- Extended microcontroller
- Protected microcontroller

The microprocessor and extended microcontroller modes allow up to 64K-words of external program memory.

The device also has Brown-out Reset circuitry. This allows a device RESET to occur if the device VDD falls below the Brown-out voltage trip point (BVDD). The chip will remain in Brown-out Reset until VDD rises above BVDD.

A UV erasable, CERQUAD packaged version (compatible with PLCC), is ideal for code development, while the cost-effective One-Time-Programmable (OTP) version is suitable for production in any volume.

The PIC17C7XX fits perfectly in applications that require extremely fast execution of complex software programs. These include applications ranging from precise motor control and industrial process control to automotive, instrumentation, and telecom applications.

The EPROM technology makes customization of application programs (with unique security codes, combinations, model numbers, parameter storage, etc.) fast and convenient. Small footprint package options (including die sales) make the PIC17C7XX ideal for applications with space limitations that require high performance.

High speed execution, powerful peripheral features, flexible I/O, and low power consumption all at low cost make the PIC17C7XX ideal for a wide range of embedded control applications.

1.1 Family and Upward Compatibility

The PIC17CXXX family of microcontrollers have architectural enhancements over the PIC16C5X and PIC16CXX families. These enhancements allow the device to be more efficient in software and hardware requirements. Refer to Appendix A for a detailed list of enhancements and modifications. Code written for PIC16C5X or PIC16CXX can be easily ported to PIC17CXXX devices (Appendix B).

1.2 Development Support

The PIC17CXXX family is supported by a full featured macro assembler, a software simulator, an in-circuit emulator, a universal programmer, a "C" compiler and fuzzy logic support tools. For additional information, see Section 19.0.

© 1998-2013 Microchip Technology Inc.



4.1.6 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 4-7 shows how the R/C combination is connected to the PIC17CXXX. For REXT values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high REXT values (e.g. 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep REXT between 3 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (CExT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With little or no external capacitance, oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 21.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 21.0 for variation of oscillator frequency due to VDD for given REXT/CEXT values, as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin and can be used for test purposes or to synchronize other logic (see Figure 4-8 for waveform).

FIGURE 4-7: RC OSCILLATOR MODE



4.1.6.1 RC Start-up

As the device voltage increases, the RC will immediately start its oscillations once the pin voltage levels meet the input threshold specifications (parameter #D032 and parameter #D042 in the electrical specification section). The time required for the RC to start oscillating depends on many factors. These include:

- Resistor value used
- · Capacitor value used
- Device VDD rise time
- System temperature

7.2.2.2 CPU Status Register (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register has a bit that is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the Interrupt Status (INTSTA) register and the Peripheral Interrupt Enable (PIE) registers. The CPUSTA register also indicates if the stack is available and contains the Power-down (PD) and Time-out (TO) bits. The TO, PD, and STKAV bits are not writable. These bits are set and cleared according to device

logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

The $\overrightarrow{\text{POR}}$ bit allows the differentiation between a Power-on Reset, external $\overrightarrow{\text{MCLR}}$ Reset, or a WDT Reset. The BOR bit indicates if a Brown-out Reset occurred.

Note 1: The BOR status bit is a don't care and is not necessarily predictable if the Brown-out circuit is disabled (when the BODEN bit in the Configuration word is programmed).

REGISTER 7-2: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)

_	U-0	U-0	R-1	R/W-1	R-1	R-1	R/W-0	R/W-1
	_		STKAV	GLINTD	TO	PD	POR	BOR
	bit 7							bit 0

bit 7-6	Unimplemented: Read as '0'
bit 5	 STKAV: Stack Available bit This bit indicates that the 4-bit stack pointer value is Fh, or has rolled over from Fh → 0h (stack overflow). 1 = Stack is available 0 = Stack is full, or a stack overflow may have occurred (once this bit has been cleared by a stack overflow, only a device RESET will set this bit)
bit 4	 GLINTD: Global Interrupt Disable bit This bit disables all interrupts. When enabling interrupts, only the sources with their enable bits set can cause an interrupt. 1 = Disable all interrupts 0 = Enables all unmasked interrupts
bit 3	TO: WDT Time-out Status bit 1 = After power-up, by a CLRWDT instruction, or by a SLEEP instruction 0 = A Watchdog Timer time-out occurred
bit 2	PD : Power-down Status bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 1	POR : Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set by software)
bit 0	BOR: Brown-out Reset Status bit
	When BODEN Configuration bit is set (enabled): 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set by software)
	When BODEN Configuration bit is clear (disabled): Don't care
	Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR Reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

7.8 Bank Select Register (BSR)

The BSR is used to switch between banks in the data memory area (Figure 7-9). In the PIC17C7XX devices, the entire byte is implemented. The lower nibble is used to select the peripheral register bank. The upper nibble is used to select the general purpose memory bank.

All the Special Function Registers (SFRs) are mapped into the data memory space. In order to accommodate the large number of registers, a banking scheme has been used. A segment of the SFRs, from address 10h to address 17h, is banked. The lower nibble of the bank select register (BSR) selects the currently active "peripheral bank." Effort has been made to group the peripheral registers of related functionality in one bank. However, it will still be necessary to switch from bank to bank in order to address all peripherals related to a single task. To assist this, a MOVLB bank instruction has been included in the instruction set.

The need for a large general purpose memory space dictated a general purpose RAM banking scheme. The upper nibble of the BSR selects the currently active general purpose RAM bank. To assist this, a MOVLR bank instruction has been provided in the instruction set.

If the currently selected bank is not implemented (such as Bank 13), any read will read all '0's. Any write is completed to the bit bucket and the ALU status bits will be set/cleared as appropriate.

Note: Registers in Bank 15 in the Special Function Register area, are reserved for Microchip use. Reading of registers in this bank may cause random values to be read.



FIGURE 7-9: BSR OPERATION

FIGURE 10-18: RH3:RH0 BLOCK DIAGRAM



TABLE 10-15: PORTH FUNCTIONS

Name	Bit	Buffer Type	Function
RH0	bit0	ST	Input/output.
RH1	bit1	ST	Input/output.
RH2	bit2	ST	Input/output.
RH3	bit3	ST	Input/output.
RH4/AN12	bit4	ST	Input/output or analog input 12.
RH5/AN13	bit5	ST	Input/output or analog input 13.
RH6/AN14	bit6	ST	Input/output or analog input 14.
RH7/AN15	bit7	ST	Input/output or analog input 15.

Legend: ST = Schmitt Trigger input

TABLE 10-16: REGISTERS/BITS ASSOCIATED WITH PORTH

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
10h, Bank 8	DDRH	Data Dire	ction Regis	ter for PORT	Ή					1111 1111	1111 1111
11h, Bank 8	PORTH	RH7/ AN15	RH6/ AN14	RH5/ AN13	RH4/ AN12	RH3	RH2	RH1	RH0	0000 xxxx	0000 uuuu
15h, Bank 5	ADCON1	ADCS1	ADCS0	ADFM	_	PCFG3	PCFG2	PCFG1	PCFG0	000- 0000	000- 0000

Legend: x = unknown, u = unchanged

13.2 Timer3

Timer3 is a 16-bit timer consisting of the TMR3H and TMR3L registers. TMR3H is the high byte of the timer and TMR3L is the low byte. This timer has an associated 16-bit period register (PR3H/CA1H:PR3L/CA1L). This period register can be software configured to be a another 16-bit capture register.

When the TMR3CS bit (TCON1<2>) is clear, the timer increments every instruction cycle (Fosc/4). When TMR3CS is set, the counter increments on every falling edge of the RB5/TCLK3 pin. In either mode, the TMR3ON bit must be set for the timer/counter to increment. When TMR3ON is clear, the timer will not increment or set flag bit TMR3IF.

Timer3 has two modes of operation, depending on the CA1/PR3 bit (TCON2<3>). These modes are:

- Three capture and one period register mode
- · Four capture register mode

The PIC17C7XX has up to four 16-bit capture registers that capture the 16-bit value of TMR3 when events are detected on capture pins. There are four capture pins

(RB0/CAP1, RB1/CAP2, RG4/CAP3, and RE3/CAP4), one for each capture register pair. The capture pins are multiplexed with the I/O pins. An event can be:

- · A rising edge
- A falling edge
- · Every 4th rising edge
- · Every 16th rising edge

Each 16-bit capture register has an interrupt flag associated with it. The flag is set when a capture is made. The capture modules are truly part of the Timer3 block. Figure 13-5 and Figure 13-6 show the block diagrams for the two modes of operation.

13.2.1 THREE CAPTURE AND ONE PERIOD REGISTER MODE

In this mode, registers PR3H/CA1H and PR3L/CA1L constitute a 16-bit period register. A block diagram is shown in Figure 13-5. The timer increments until it equals the period register and then resets to 0000h on the next timer clock. TMR3 Interrupt Flag bit (TMR3IF) is set at this point. This interrupt can be disabled by clearing the TMR3 Interrupt Enable bit (TMR3IE). TMR3IF must be cleared in software.

FIGURE 13-5: TIMER3 WITH THREE CAPTURE AND ONE PERIOD REGISTER BLOCK DIAGRAM



FOSC = 33 MHz FOSC = 25 MHz FOSC = 20 MHz FOSC = 16 MHz												
BAUD FOS		C = 33 MHz SPBRG		FOSC = 25 MHz SPBRG		FOSC = 2	FOSC = 20 MHz SPBRG			6 MHz	SPBRG	
RATE			VALUE			VALUE		**	VALUE		**	VALUE
(K)	KBAL		(DECIMAL)		RROR	(DECIMAL)		%ERROR	(DECIMAL)	KBAUD	%ERROR	(DECIMAL)
0.3	NA	. —	—	NA	-	_	NA	_	—	NA	_	_
1.2	NA	. —	—	NA	_	_	NA	_	_	NA	_	_
2.4	NA	. —	—	NA	_	_	NA	_	_	NA	_	_
9.6	NA	. —	—	NA	—	—	NA	—	—	NA	—	—
19.2	NA	. —	—	NA	—	—	19.53	+1.73	255	19.23	+0.16	207
76.8	77.1	0 +0.39	106	77.16 -	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	95.9	3 -0.07	85	96.15 -	-0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	294.6	64 -1.79	27	297.62	0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	485.2	29 -2.94	16	480.77	-3.85	12	500	0	9	500	0	7
HIGH	825	0 —	0	6250	_	0	5000	_	0	4000	_	0
LOW	32.2	2 —	255	24.41	_	255	19.53	—	255	15.625	—	255
5.41	15	Fosc = 10 MHz	Z	00000	Fosc	= 7.159 MHz		00000	Fosc = 5	.068 MHz		00000
BAU RAT				SPBRG VALUE				SPBRG VALUE				SPBRG VALUE
(K		KBAUD	%ERROR	(DECIMAL)	KB	AUD %	ERROR	(DECIMAL)	KBAUI	D %E	RROR	(DECIMAL)
0.3	3	NA			Ν	NA	_	_	NA		-	—
1.2	2	NA	—	_	Ν	٨A	_	_	NA		_	_
2.4	4	NA	_	—	Ν	١A	_	—	NA		-	_
9.0	6	9.766	+1.73	255	9.	622	+0.23	185	9.6		0	131
19.	.2	19.23	+0.16	129	19	.24	+0.23	92	19.2		0	65
76.	.8	75.76	-1.36	32	77	.82	+1.32	22	79.2	+	3.13	15
96	6	96.15	+0.16	25	94	.20	-1.88	18	97.48	+	1.54	12
30	0	312.5	+4.17	7	29	98.3	-0.57	5	316.8	+	5.60	3
50	0	500	0	4	Ν	١A	_	—	NA		-	_
HIG	θH	2500	—	0	17	89.8	_	0	1267		_	0
LO	W	9.766	—	255	6.9	991	_	255	4.950		_	255
		Fosc = 3.579 M	IH7		Fosc	= 1 MHz			FOSC = 3	2.768 kHz		
BAU				SPBRG				SPBRG				SPBRG
RAT (K		KBAUD	%ERROR	VALUE (DECIMAL)	KB	AUD %	ERROR	VALUE (DECIMAL)	KBAU	D %E	RROR	VALUE (DECIMAL)
0.3	3	NA			N	NA	_		0.303	+	1.14	26
1.2		NA	_	_			+0.16	207	1.170		2.48	6
2.4		NA	_	_			+0.16	103	NA		_	
9.6		9.622	+0.23	92			+0.16	25	NA		_	_
19.		19.04	-0.83	46			+0.16	12	NA		_	_
76.		74.57	-2.90	10	-		+8.51	2	NA		_	_
96		99.43	_3.57	8		NA	_	_	NA		_	_
	-	00.10	_0.07	-	1 .							

TABLE 14-4:	BAUD RATES FOR SYNCHRONOUS MODE
-------------	---------------------------------

298.3

NA

894.9

3.496

-0.57

_

_

2

—

0

255

NA

NA

250

0.976

—

_

_

_

_

0

255

NA

NA

8.192

0.032

_

_

_

_

_

_

0

255

300

500

HIGH

LOW

15.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit[™] (I²C)

Figure 15-1 shows a block diagram for the SPI mode, while Figure 15-2 and Figure 15-3 show the block diagrams for the two different I^2C modes of operation.



FIGURE 15-2:

I²C SLAVE MODE BLOCK DIAGRAM





I²C MASTER MODE BLOCK DIAGRAM



15.2.1.3 Slave Transmission

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit, and the SCL pin is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then SCL pin should be enabled by setting bit CKP (SSPCON1<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 15-13). An SSP interrupt is generated for each data transfer byte. The SSPIF flag bit must be cleared in software, and the SSPSTAT register is used to determine the status of the byte transfer. The SSPIF flag bit is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the ACK pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not ACK), then the data transfer is complete. When the not ACK is latched by the slave, the slave logic is reset and the slave then monitors for another occurrence of the START bit. If the SDA line was low (ACK), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, the SCL pin should be enabled by setting the CKP bit.

FIGURE 15-12: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)



FIGURE 15-13: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



15.2.5 MASTER MODE

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is idle, with both the S and P bits clear.

In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start

FIGURE 15-17: SSP BLOCK DIAGRAM (I²C MASTER MODE)



FIGURE 16-3: ANALOG INPUT MODEL



ANDWF AND WREG with f							
Syntax:	[label] A	NDWF f,c					
Operands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in [0,1] \end{array}$	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$					
Operation:	(WREG) .	AND. (f) \rightarrow (dest)				
Status Affected:	Z						
Encoding:	0000	101d ff	ff ffff				
Description:	register 'f'. in WREG. I	The contents of WREG are AND'ed with register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.					
Words:	1						
Cycles:	1	1					
Q Cycle Activity:							
Q1	Q2	Q3	Q4				
Decode	Read register 'f'	Process Data	Write to destination				
Example: ANDWF REG, 1 Before Instruction							

BCF		Bit Clear	f					
Synt	Syntax: [label] BCF f,b							
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 25 \\ 0 \leq b \leq 7 \end{array}$	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \end{array}$					
Ope	ration:	$0 \rightarrow (f < b >$	•)					
Statu	us Affected:	None						
Enco	oding:	1000	1bbb	ffff		ffff		
Desc	cription:	Bit 'b' in reg	Bit 'b' in register 'f' is cleared.					
Word	ds:	1	1					
Cycl	es:	1	1					
Q Cy	cle Activity:							
	Q1	Q2	Q	3		Q4		
	Decode	Read register 'f'	Proce Dat			Write gister 'f'		
Example:		BCF	FLAG_F	REG,	7			

Before Instruction FLAG_REG = 0xC7

After Instruction FLAG_REG = 0x47

 $\begin{array}{rrrr} Before Instruction \\ WREG &= & 0x17 \\ REG &= & 0xC2 \\ \end{tabular} \\ After Instruction \\ WREG &= & 0x17 \end{array}$

REG = 0x02

~ ~ ~		0	0					
CAL		Subroutine Call						
Synt	ax:	[label] C	CALL k					
Ope	rands:	$0 \le k \le 81$	91					
Ope	ration:	k<12:8> –	PC+ 1 \rightarrow TOS, k \rightarrow PC<12:0>, k<12:8> \rightarrow PCLATH<4:0>; PC<15:13> \rightarrow PCLATH<7:5>					
Statu	us Affected:	None						
Enco	oding:	111k	kkkk kkł	k kkkk				
Desc	cription:	return addru the stack. T into PC bits eight bits of PCLATH. C instruction.	call within 8K ess (PC+1) is he 13-bit value <12:0>. Then the PC are co ALL is a two-c for calls outsid	pushed onto e is loaded the upper- opied into ycle				
Wor	ds:	1	1					
Cycl	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read literal 'k'<7:0>, Push PC to stack	Process Data	Write to PC				
	No	No	No	No				

CLR	F	Clear f						
Synta	ax:	[label] CLRF f,s	[<i>label</i>] CLRF f,s					
Oper	ands:	$0 \leq f \leq 255$						
Oper	ation:	$00h \rightarrow f, s \in [0,1]$ $00h \rightarrow dest$						
Statu	is Affected:	None						
Enco	oding:	0010 100s	ffff ffff					
Desc	ription:	register(s). s = 0: Data memory WREG are cleared.	s = 0: Data memory location 'f' and WREG are cleared. s = 1: Data memory location 'f' is					
Word	ds:	1						
Cycle	es:	1	1					
Q Cy	cle Activity:							
	Q1	Q2 Q3	Q4					
	Decode	Read Proce register 'f' Dat						
<u>Exan</u>	nple:	CLRF FLAG_RE	G, 1					
	Before Instru FLAG_RI WREG After Instruct FLAG_RI WREG	EG = 0x5A = 0x01 ion						

Example: HERE CALL THERE

operation

operation

operation

Before Instruction

operation

PC = Address (HERE)

After Instruction

PC = Address (THERE)

TOS = Address (HERE + 1)

RRNCF	Rotate Right f (no carry)
Syntax:	[label] RRNCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$
Operation:	$f < n > \rightarrow d < n-1 >;$ $f < 0 > \rightarrow d < 7 >$
Status Affected	None
Encoding:	0010 000d ffff ffff
Description:	The contents of register 'f' are rotated one bit to the right. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f'.
Words:	1
Cycles:	1
Q Cycle Activity	
Q1	Q2 Q3 Q4
Decode	ReadProcessWrite toregister 'f'Datadestination
Example 1:	RRNCF REG, 1
Before Inst	ruction
WREG REG	= ? = 1101 0111
After Instru WREG REG	ction = 0 = 1110 1011
Example 2:	RRNCF REG, 0
	= ? = 1101 0111
After Instru WREG REG	ction = 1110 1011 = 1101 0111

SETF	Set f				
Syntax:	[label]	SETF f	,s		
Operands:	0 ≤ f ≤ 255 s ∈ [0,1]	5			
Operation:	$FFh \rightarrow f;$ $FFh \rightarrow d$				
Status Affected:	None				
Encoding:	0010	101s	fff	f	ffff
Description:	If 's' is 0, bo 'f' and WRE only the dat to FFh.	G are se	t to FF	h. lf 's	s' is 1,
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		C	<u>)</u> 4
Decode	Read register 'f'	Process Data		regis and spec	rite ster 'f' other cified ister
Example1: Before Instru REG WREG		REG, O			

	REG		UXDA		
	WREG	=	0x05		
Aft	er Instruc	tion			
	REG	=	0xFF		
	WREG	=	0xFF		
Examp	le2:	SE	STF	REG,	1
<u></u>					
· · ·	fore Instru	uctio	n		
· · ·		uctio =			
· · ·		=	0xDA		

WREG = 0x05

0xFF

After Instruction REG =

PIC17LC7XX	PIC17LC7XX-08 (Commercial, Industrial)				Standard Operating Conditions (unless otherwise stated) Operating temperature				
(Commercia	al, Industria	1)	-40°C \leq TA \leq +85°C for industrial and 0°C \leq TA \leq +70°C for commercial						
PIC17C7XX-16 (Commercial, Industrial, Extended) PIC17C7XX-33 (Commercial, Industrial, Extended)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial						
Param. No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions		
D010	Idd	Supply Current (Note 2	2)						
		PIC17LC7XX	—	3	6	mA	Fosc = 4 MHz (Note 4)		
D010		PIC17C7XX	—	3	6	mA	Fosc = 4 MHz (Note 4)		
D011		PIC17LC7XX	—	5	10	mA	Fosc = 8 MHz		
D011 D012		PIC17C7XX	_	5 9	10 18	mA mA	Fosc = 8 MHz Fosc = 16 MHz		
D014		PIC17LC7XX	—	85	150	μΑ	Fosc = 32 kHz, (EC osc configuration)		
D015		PIC17C7XX	—	15	30	mA	Fosc = 33 MHz		
D021	IPD	Power-down Current (Note 3)						
		PIC17LC7XX	—	<1	5	μA	VDD = 3.0V, WDT disabled		
D021 (commercial, industrial) D021A (extended)		PIC17C7XX	_	<1 2	20 20	μΑ	VDD = 5.5V, WDT disabled VDD = 5.5V, WDT disabled		
		Module Differential Cu	rrent						
D023	∆lbor	BOR circuitry	_	75	150	μA	VDD = 4.5V, BODEN enabled		
D024	∆IWDT	Watchdog Timer	-	10	35	μΑ	VDD = 5.5V		
D026	ΔIAD	A/D converter	_	1	-	μA	VDD = 5.5V, A/D not converting		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT disabled.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD/(2 \bullet R)$.

For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL \bullet VDD) \bullet f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes Extended Microcontroller mode).

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSs.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula IR = VDD/2REXT (mA) with REXT in kOhm.
- **5:** This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device (-16) will operate correctly to this trip point.

68-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*		N	ILLIMETER	S
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		68			68	
Pitch	р		.050			1.27	
Pins per Side	n1		17			17	
Overall Height	Α	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	Е	.985	.990	.995	25.02	25.15	25.27
Overall Length	D	.985	.990	.995	25.02	25.15	25.27
Molded Package Width	E1	.950	.954	.958	24.13	24.23	24.33
Molded Package Length	D1	.950	.954	.958	24.13	24.23	24.33
Footprint Width	E2	.890	.920	.930	22.61	23.37	23.62
Footprint Length	D2	.890	.920	.930	22.61	23.37	23.62
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-047

Drawing No. C04-049

F

PIC17C75X
FERR
Flowcharts
Acknowledge166
Master Receiver163
Master Transmit
RESTART Condition157
Start Condition 155
STOP Condition 168
FOSC0
FOSC1 191
FS0
FS1
FS2
FS3
FSR0
FSR154 G
GCE
General Call Address Sequence
General Call Address Support
General Format for Instructions
General Purpose RAM
General Purpose RAM Bank
General Purpose Register (GPR)
GLINTD
Global Interrupt Disable bit, GLINTD
GOTO
GPR (General Purpose Register)46
GPR Banks
Graphs
RC Oscillator Frequency vs. VDD (CEXT = 100 pF) 268
RC Oscillator Frequency vs. VDD (CEXT = 22 pF) 268
RC Oscillator Frequency vs. VDD (CEXT = 300 pF) 269
Transconductance of LF Oscillator vs.VDD
Transconductance of XT Oscillator vs. VDD
Typical RC Oscillator vs. Temperature
H
Hardware Multiplier67
I/O Ports
I/O Ports Bi-directional
I/O Ports 93 I/O Ports 93 I/O Ports 71 Programming Considerations 93 Read-Modify-Write Instructions 93 Successive Operations 94 I ² C 143 I2C Input 279 I ² C Master Mode Receiver Flow Chart 163 I ² C Master Mode Reception 162
I/O Ports 93 I/O Ports 71 Programming Considerations 93 Read-Modify-Write Instructions 93 Successive Operations 94 I ² C 143 I2C Input 279 I ² C Master Mode Receiver Flow Chart 163 I ² C Master Mode Reception 162 I ² C Master Mode RESTART Condition 156
I/O Ports 93 Bi-directional 93 I/O Ports 71 Programming Considerations 93 Read-Modify-Write Instructions 93 Successive Operations 94 I ² C 143 I2C Input 279 I ² C Master Mode Receiver Flow Chart 163 I ² C Master Mode Reception 162 I ² C Mode Selection 156 I ² C Mode Selection 143
I/O Ports 93 I/O Ports 71 Programming Considerations 93 Read-Modify-Write Instructions 93 Successive Operations 94 I ² C 143 I2C Input 279 I ² C Master Mode Receiver Flow Chart 163 I ² C Master Mode Reception 162 I ² C Master Mode RESTART Condition 156
I/O Ports 93 I/O Ports 71 Programming Considerations 93 Read-Modify-Write Instructions 93 Successive Operations 94 I ² C 143 I2C Input 279 I ² C Master Mode Receiver Flow Chart 163 I ² C Master Mode Reception 162 I ² C Mode Selection 143 I ² C Mode Selection 143
I/O Ports 93 I/O Ports 71 Programming Considerations 93 Read-Modify-Write Instructions 93 Successive Operations 94 I ² C 143 I2C Input 279 I ² C Master Mode Receiver Flow Chart 163 I ² C Master Mode Reception 162 I ² C Mode Selection 143 I ² C Mode Selection 143 I ² C Mode Selection 164 I ² C Modele 166
I/O Ports 93 I/O Ports 71 Programming Considerations 93 Read-Modify-Write Instructions 93 Successive Operations 94 I ² C 143 I2C Input 279 I ² C Master Mode Receiver Flow Chart 163 I ² C Master Mode Reception 162 I ² C Mode Selection 143 I ² C Mode Selection 143 I ² C Mode Selection 166 Acknowledge Flow Chart 166 Acknowledge Sequence Timing 165
I/O Ports 93 I/O Ports 71 Programming Considerations 93 Read-Modify-Write Instructions 93 Successive Operations 94 I ² C 143 I2C Input 279 I ² C Master Mode Receiver Flow Chart 163 I ² C Master Mode Reception 162 I ² C Master Mode RESTART Condition 156 I ² C Mode Selection 143 I ² C Modele 165 Acknowledge Flow Chart 165 Addressing 145
I/O Ports 93 Bi-directional 93 I/O Ports 71 Programming Considerations 93 Read-Modify-Write Instructions 93 Successive Operations 94 I ² C 143 I2C Input 279 I ² C Master Mode Receiver Flow Chart 163 I ² C Master Mode Reception 162 I ² C Mode Selection 143 I ² C Module 143 Acknowledge Flow Chart 166 Acknowledge Sequence Timing 165 Addressing 145 Baud Rate Generator 153 Block Diagram 151 BRG Block Diagram 153
I/O Ports 93 Bi-directional 93 I/O Ports 71 Programming Considerations 93 Read-Modify-Write Instructions 93 Successive Operations 94 I ² C 143 I2C Input 279 I ² C Master Mode Receiver Flow Chart 163 I ² C Master Mode Reception 162 I ² C Master Mode RESTART Condition 156 I ² C Mode Selection 143 I ² C Module 143 Bick Diagram 165 Addressing 145 Baud Rate Generator 153 Block Diagram 151 BRG Block Diagram 153 BRG Reset due to SDA Collision 172
I/O Ports 93 Bi-directional 93 I/O Ports 71 Programming Considerations 93 Read-Modify-Write Instructions 93 Successive Operations 94 I ² C 143 I2C Input 279 I ² C Master Mode Receiver Flow Chart 163 I ² C Master Mode Reception 162 I ² C Mode Selection 143 I ² C Module 143 Acknowledge Flow Chart 166 Acknowledge Sequence Timing 165 Addressing 145 Baud Rate Generator 153 Block Diagram 151 BRG Block Diagram 153

Bus Collision	170
Acknowledge	
RESTART Condition	
RESTART Condition Timing (Case1)	
RESTART Condition Timing (Case2)	173
START Condition	
START Condition Timing 171,	
STOP Condition	
STOP Condition Timing (Case1)	
STOP Condition Timing (Case2)	
Transmit Timing	
Bus Collision Timing	
Clock Arbitration	
Clock Arbitration Timing (Master Transmit)	169
Conditions to not give ACK Pulse	144
General Call Address Support	149
Master Mode	
Master Mode 7-bit Reception timing	
Master Mode Operation	152
Master Mode Start Condition	
Master Mode Transmission	
Master Mode Transmit Sequence	
Master Transmit Flowchart	
Multi-Master Communication	
Multi-master Mode	
Operation	
Repeat Start Condition timing	156
RESTART Condition Flowchart	
Slave Mode	
Slave Reception	145
Slave Transmission	
SSPBUF	
Start Condition Flowchart	155
Stop Condition Flowchart	168
Stop Condition Receive or Transmit timing	168 167
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 167
Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception	168 167 167 146
Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission	168 167 167 146 146
Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission I ² C Module Address Register, SSPADD	168 167 167 146 146 144
Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission I ² C Module Address Register, SSPADD I ² C Slave Mode	168 167 167 146 146 144 144
Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission I ² C Module Address Register, SSPADD I ² C Slave Mode INCF	168 167 167 146 146 144 144 213
Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission I ² C Module Address Register, SSPADD I ² C Slave Mode INCF INCFSNZ	168 167 146 146 144 144 213 214
Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission I ² C Module Address Register, SSPADD I ² C Slave Mode INCF INCFSZ	168 167 146 146 144 144 213 214 213
Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission I ² C Module Address Register, SSPADD I ² C Slave Mode INCF INCFSNZ INCFSZ In-Circuit Serial Programming	168 167 146 146 144 144 213 214 213 196
Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission I ² C Module Address Register, SSPADD I ² C Slave Mode INCF INCFSZ INCFSZ In-Circuit Serial Programming INDF0	168 167 146 146 144 144 213 214 213 196 . 54
Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission I ² C Module Address Register, SSPADD I ² C Slave Mode INCF INCF INCFSZ In-Circuit Serial Programming INDF0 INDF1	168 167 146 146 144 144 213 214 213 196 . 54
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 214 213 . 54 . 54
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 214 213 196 . 54 . 54
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 146 144 213 214 213 214 213 196 . 54 . 54 . 55
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 214 213 214 213 . 54 . 54 . 55 . 54
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 214 213 196 . 54 . 55 . 54 . 55 . 54 . 75
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 214 213 196 . 54 . 55 . 54 . 55 . 75 . 78
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 214 213 196 . 54 . 55 . 54 . 55 . 75 . 78 . 80
Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission I ² C Module Address Register, SSPADD I ² C Slave Mode INCF INCFSZ In-Circuit Serial Programming INDF0 INDF1 Indirect Addressing Indirect Addressing Indirect Addressing Intitializing PORTB Initializing PORTC Initializing PORTE 82, 84	168 167 146 146 144 213 214 213 214 213 196 . 54 . 55 . 54 . 55 . 75 . 78 . 80 . 86
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 196 . 54 . 54 . 55 . 54 . 55 . 75 . 78 . 80 . 86 . 48
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 196 . 54 . 54 . 55 . 54 . 55 . 75 . 78 . 80 . 86 . 48
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 214 213 196 . 54 . 55 . 54 . 55 . 75 . 75 . 78 . 80 . 88 . 21
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 167 146 146 144 213 214 213 214 213 196 . 54 . 55 . 54 . 55 . 75 . 75 . 78 . 80 . 88 . 21 202
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 214 213 196 . 54 . 55 . 54 . 55 . 75 . 54 . 55 . 78 . 80 . , 86 . 21 202 202
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 214 213 196 . 54 . 55 . 54 . 55 . 54 . 78 . 80 . 88 . 21 202 203
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 214 213 214 213 196 . 54 . 55 . 55 . 55 . 78 . 80 . 80 . 80 . 80 . 81 202 202 203 203
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 214 213 196 . 54 . 55 . 54 . 55 . 54 . 78 . 80 . 88 . 21 202 203 203 204
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 167 146 146 144 213 214 213 214 213 214 213 214 213 55 54 . 55 . 54 . 55 . 55 . 55 . 78 . 80 . 986 . 21 202 203 203 204 204 204
Stop Condition Receive or Transmit timing Stop Condition timing	168 167 146 146 144 213 214 213 214 213 214 213 214 213 214 213 55 54 55 55 55 55 55 55 55 55 57 57 80 57 80 58 202 202 203 204 204 205

SEEVAL Evaluation and Programming System236
Serial Clock, SCK
Serial Clock, SCL
Serial Data Address, SDA
Serial Data In, SDI
Serial Data Out, SDO 137
SETF
SFR198
SFR (Special Function Registers)43
SFR As Source/Destination
Signed Math 11
Slave Select Synchronization
Slave Select, SS
SLEEP
SLEEP Mode, All Peripherals Disabled
SLEEP Mode, BOR Enabled
SMP
Software Simulator (MPLAB SIM)
SPBRG
SPBRG1
SPBRG2
SPE
Special Features of the CPU
Summary
SPI
Master Mode 139
Serial Clock
Serial Data In
Serial Data Out
Serial Peripheral Interface (SPI)
Slave Select
SPI clock
SPI Mode
SPI Clock Edge Select, CKE
SPI Data Input Sample Phase Select, SMP 134
SPI Master/Slave Connection
SPI Module
Master/Slave Connection
Slave Mode140
Slave Select Synchronization140
Slave Synch Timing 140
<u>SS</u> 137
SSP133
Block Diagram (SPI Mode)137
SPI Mode 137
SSPADD 144, 145
SSPBUF
SSPCON1
SSPCON2
SSPSR
SSPSTAT
SSP I ² C Operation
SSP Module SPI Master Mode
SPI Master Mode
SPI Master/Slave Connection
SSPCON1 Register
SSP Overliow Detect bit, SSPOV
SSFADD
SSFB0F
SSPCON1
SSPEN

SSPIE	
SSPIF	. 38, 145
SSPM3:SSPM0	135
SSPOV 135,	144, 162
SSPSTAT	
ST Input	278
Stack	
Operation	
Pointer	
Stack	
START bit (S)	
START Condition Enabled bit, SAE	
STKAV	
STOP bit (P)	
STOP Condition Enable bit	136
SUBLW	
SUBWF	
SUBWFB	
SWAPF	
Synchronous Master Mode	
Synchronous Master Reception	
Synchronous Master Transmission	107
Synchronous Serial Port	
Synchronous Serial Port Enable bit, SSPEN	
Synchronous Serial Port Interrupt	
Synchronous Serial Port Interrupt Enable, SSPIE	
Synchronous Serial Port Mode Select bits,	
SSPM3:SSPM0	
Synchronous Slave Mode	131
Т	
TOCKI	39
T0CKI Pin	40
T0CKIE	34
	••••••
TOCKIF	
TOCKIF	
	34 53, 97
TOCS	34 53, 97 34
TOCS TOIE	34 53, 97 34 34
T0CS T0IE T0IF	34 53, 97 34 34 53, 97
T0CS	
TOCS	34 53, 97 34 34 53, 97 53 101
TOCS	
TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer	
TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read	34 53, 97 34 53, 97 53 101 55 55
TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example	34 53, 97 34 34 53, 97 53 101 55 55 64
TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section	34 53, 97 34 53, 97 53 101 55 55 64 64
TOCS	34 53, 97 34 53, 97 53 101 55 55 64 64
TOCS	34
TOCS	34
TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing	34 53, 97 34 53, 97 53 101 55 55 64 64 64 62 62
TOCS	34
TOCS	34
TOCS	34 53, 97 34 53, 97 53 101 55 55 64 64 64 64 62 62 62 227, 228 228, 229
TOCS	34 53, 97 34 53, 97 53 101 55 55 64 64 64 64 62 62 62 227, 228 228, 229 185
TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH	34
TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH	34
TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLATL	34
TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLATL TBLPTRH	34
TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLATL TBLPTRH TBLPTRL TCLK12	34
TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLPTRH TCLK12 TCLK3	34
TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLPTRH TBLPTRH TCLK12 TCON1	34
TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TAL TBLATH TBLATH TBLPTRH TCLK12 TCON1 TCON2	34
TOCS TOIE TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLRD TABLATL TBLATH TBLPTRH TCLK12 TCON1 TCON2 TCON2,TCON3	34
TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLPTRH TBLPTRL TCLK12 TCON1 TCON2 TCON3	34
TOCS TOIE TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLRD TABLATL TBLATH TBLPTRH TCLK12 TCON1 TCON2 TCON2,TCON3	34

 \odot 1998-2013 Microchip Technology Inc.