



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-·XE

Dreduct Status	Obselete
Product Status	UDSOIELE
Core Processor	740
Core Size	8-Bit
Speed	16.8MHz
Connectivity	SIO, UART/USART
Peripherals	LED, PWM, WDT
Number of I/O	56
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m38039fflhp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

GROUP EXPANSION

Renesas plans to expand the 3803 group (Spec.L) as follows.

Memory Size

- Mask ROM size60 Kbytes

Packages

- PRDP0064BA-A (64P4B)
- • PLQP0064KB-A (64P6Q-A)
-0.5 mm-pitch plastic molded LQFP PLQP0064GA-A (64P6U-A)
-0.8 mm-pitch plastic molded LQFP • PTLG0064JA-A (64F0G)
 -0.65 mm-pitch plastic molded FLGA



Fig 6. Memory expansion plan

Table 3 Support products

ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
		PRDP0064BA-A (64P4B)	
61440	2048 -	PLQP0064KB-A (64P6Q-A)	Maak ROM version
(61310)		PLQP0064GA-A (64P6U-A)	
		PTLG0064JA-A (64F0G)	
	0040	PRDP0064BA-A (64P4B)	
57344 4006 (NOTE)		PLQP0064KB-A (64P6Q-A)	Flash memory version
37344+4098 (NOTE)	2040	PLQP0064GA-A (64P6U-A)	Vcc = 2.7 to 5.5 V
		PTLG0064JA-A (64F0G)	
	ROM size (bytes) ROM size for User in () 61440 (61310) 57344+4096 (NOTE)	ROM size (bytes) ROM size for User in ()RAM size (bytes)61440 (61310)204857344+4096 (NOTE)2048	ROM size (bytes) ROM size for User in () RAM size (bytes) Package 61440 (61310) 2048 PRDP0064BA-A (64P4B) PLQP0064KB-A (64P6Q-A) PLQP0064GA-A (64P6U-A) PTLG0064JA-A (64F0G) PTLG0064JA-A (64P6U-A) 57344+4096 (NOTE) 2048 57344+4096 (NOTE) 2048

NOTE: 1. ROM size includes the ID code area.





Fig 21. Structure of interrupt-related registers



Fig 25. Block diagram of timer X, timer Y, timer 1, and timer 2



Fig 26. Structure of timer XY mode register



Fig 32. Timing chart of pulse period measurement mode (Measuring term between two rising edges)



Fig 33. Timing chart of pulse width measurement mode (Measuring "L" term)



Fig 34. Timing chart of programmable waveform generating mode



Fig 35. Timing chart of programmable one-shot generating mode ("H" one-shot pulse generating)

- 3. SRDY3 output of reception side
- Note

When signals are output from the $\overline{\text{SRDY3}}$ pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the $\overline{\text{SRDY3}}$ output enable bit, and the transmit enable bit to "1" (transmit enabled).

- 4. Setting serial I/O3 control register again
- Note

Set the serial I/O3 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0".



- 5.Data transmission control with referring to transmit shift register completion flag
- Note

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

6. Transmission control when external clock is selectedNote

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK3 input level. Also, write data to the transmit buffer register at "H" of the SCLK input level.

- 7. Transmit interrupt request when transmit enable bit is set
- Note
- When using the transmit interrupt, take the following sequence.
- 1. Set the serial I/O3 transmit interrupt enable bit to "0" (disabled).
- 2. Set the transmit enable bit to "1".
- 3. Set the serial I/O3 transmit interrupt request bit to "0" after 1 or more instruction has executed.
- 4. Set the serial I/O3 transmit interrupt enable bit to "1" (enabled).
- Reason

When the transmit enable bit is set to "1", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to "1". Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.



Fig 51. Structure of PWM control register



Fig 52. PWM output timing when PWM register or PWM prescaler is changed

<Notes>

The PWM starts after the PWM function enable bit is set to enable and "L" level is output from the PWM pin. The length of this "L" level output is as follows:

$\frac{n+1}{2 \times f(X \text{IN})} \text{ sec}$	(Count source selection bit = 0, where n is the value set in the prescaler)
$\frac{n+1}{f(X N)}$ sec	(Count source selection bit = 1, where n is the value set in the prescaler)

A/D CONVERTER (successive approximation type) [AD Conversion Register 1, 2 (AD1, AD2)] 003516, 003816

The AD conversion register is a read-only register that stores the result of an A/D conversion. When reading this register during an A/D conversion, the previous conversion result is read.

Bit 7 of the AD conversion register 2 is the conversion mode selection bit. When this bit is set to "0", the A/D converter becomes the 10-bit A/D mode. When this bit is set to "1", that becomes the 8-bit A/D mode. The conversion result of the 8-bit A/D mode is stored in the AD conversion register 1. As for 10-bit A/D mode, not only 10-bit reading but also only high-order 8-bit reading of conversion result can be performed by selecting the reading procedure of the AD conversion registers 1, 2 after A/D conversion is completed (in Figure 54).

As for 10-bit A/D mode, the 8-bit reading inclined to MSB is performed when reading the AD converter register 1 after A/D conversion is started; and when the AD converter register 1 is read after reading the AD converter register 2, the 8-bit reading inclined to LSB is performed.

[AD/DA Control Register (ADCON)] 003416

The AD/DA control register controls the A/D conversion process. Bits 0 to 2 and bit 4 select a specific analog input pin. Bit 3 signals the completion of an A/D conversion. The value of this bit remains at "0" during an A/D conversion, and changes to "1" when an A/D conversion ends. Writing "0" to this bit starts the A/D conversion.

Comparison Voltage Generator

The comparison voltage generator divides the voltage between AVss and VREF into 1024, and that outputs the comparison voltage in the 10-bit A/D mode (256 division in 8-bit A/D mode). The A/D converter successively compares the comparison voltage Vref in each mode, dividing the VREF voltage (see below), with the input voltage.

• 10-bit A/D mode (10-bit reading)

Vref =
$$\frac{V_{REF}}{1024}$$
 × n (n = 0 - 1023)

• 10-bit A/D mode (8-bit reading) VREE

$$Vref = \frac{VREP}{256} \times n \ (n = 0 - 255)$$

• 8-bit A/D mode

$$Vref = \frac{V_{REF}}{256} \times (n - 0.5) (n = 1 - 255)$$

=0 (n = 0)

Channel Selector

The channel selector selects one of ports P67/AN7 to P60/AN0 or P07/AN15 to P00/AN8, and inputs the voltage to the comparator.

• Comparator and Control Circuit

The comparator and control circuit compares an analog input voltage with the comparison voltage, and then stores the result in the AD conversion registers 1, 2. When an A/D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1".

Note that because the comparator consists of a capacitor coupling, set f(XIN) to 500 kHz or more during an A/D conversion.



Fig 53. Structure of AD/DA control register



Fig 54. Structure of 10-bit A/D mode reading

		Address	Register contents			Address	Register contents
(1)	Port P0 (P0)	000016	0016	(34)	Timer Z (low-order) (TZL)	002816	FF16
(2)	Port P0 direction register (P0D)	000116	0016	(35)	Timer Z (high-order) (TZH)	002916	FF16
(3)	Port P1 (P1)	000216	0016	(36)	Timer Z mode register (TZM)	002A16	0016
(4)	Port P1 direction register (P1D)	000316	0016	(37)	PWM control register (PWMCON)	002B16	0016
(5)	Port P2 (P2)	000416	0016	(38)	PWM prescaler (PREPWM)	002C16	XXXXXXXXX
(6)	Port P2 direction register (P2D)	000516	0016	(39)	PWM register (PWM)	002D16	XXXXXXXXX
(7)	Port P3 (P3)	000616	0016	(40)	Baud rate generator 3 (BRG3)	002F16	XXXXXXXXX
(8)	Port P3 direction register (P3D)	000716	0016	(41)	Transmit/Receive buffer register 3 (TB3/RB3)	003016	XXXXXXXXX
(9)	Port P4 (P4)	000816	0016	(42)	Serial I/O3 status register (SIO3STS)	003116	100000000
(10)	Port P4 direction register (P4D)	000916	0016	(43)	Serial I/O3 control register (SIO3CON)	003216	0016
(11)	Port P5 (P5)	000A16	0016	(44)	UART3 control register (UART3CON)	003316	1 1 1 0 0 0 0 0
(12)	Port P5 direction register (P5D)	000B16	0016	(45)	AD/DA control register (ADCON)	003416	00001000
(13)	Port P6 (P6)	000C16	0016	(46)	AD conversion register 1 (AD1)	003516	XXXXXXXX
(14)	Port P6 direction register (P6D)	000D16	0016	(47)	DA1 conversion register (DA1)	003616	0016
(15)	Timer 12, X count source selection register (T12XCSS)	000E16	0 0 1 1 0 0 1 1	(48)	DA2 conversion register (DA2)	003716	0016
(16)	Timer Y, Z count source selection register (TYZCSS)	000F16	0 0 1 1 0 0 1 1	(49)	AD conversion register 2 (AD2)	003816	000000XX
(17)	MISRG	001016	0016	(50)	Interrupt source selection register (INTSEL)	003916	0016
(18)	Transmit/Receive buffer register 1 (TB1/RB1)	001816	xxxxxxxx	(51)	Interrupt edge selection register (INTEDGE)	003A16	0016
(19)	Serial I/O1 status register (SIO1STS)	001916	1 0 0 0 0 0 0 0	(52)	CPU mode register (CPUM)	003B16	0 1 0 0 1 0 0 0
(20)	Serial I/O1 control register (SIO1CON)	001A16	0016	(53)	Interrupt request register 1 (IREQ1)	003C16	0016
(21)	UART1 control register (UART1CON)	001B16	1 1 1 0 0 0 0 0	(54)	Interrupt request register 2 (IREQ2)	003D16	0016
(22)	Baud rate generator 1 (BRG1)	001C16	xxxxxxxx	(55)	Interrupt control register 1 (ICON1)	003E16	0016
(23)	Serial I/O2 control register (SIO2CON)	001D16	0016	(56)	Interrupt control register 2 (ICON2)	003F16	0016
(24)	Watchdog timer control register (WDTCON)	001E16	0 0 1 1 1 1 1 1	(57)	Flash memory control register 0 (FMCR0)	0FE016	00000001
(25)	Serial I/O2 register (SIO2)	001F16	xxxxxxxx	(58)	Flash memory control register 1 (FMCR1)	0FE016	0 1 0 0 0 0 0 0
(26)	Prescaler 12 (PRE12)	002016	FF16	(59)	Flash memory control register 2 (FMCR2)	0FE216	0 1 0 0 0 1 0 1
(27)	Timer 1 (T1)	002116	0116	(60)	Port P0 pull-up control register (PULL0)	0FF016	0016
(28)	Timer 2 (T2)	002216	FF16	(61)	Port P1 pull-up control register (PULL1)	0FF116	0016
(29)	Timer XY mode register (TM)	002316	0016	(62)	Port P2 pull-up control register (PULL2)	0FF216	0016
(30)	Prescaler X (PREX)	002416	FF16	(63)	Port P3 pull-up control register (PULL3)	0FF316	0016
(31)	Timer X (TX)	002516	FF16	(64)	Port P4 pull-up control register (PULL4)	0FF416	0016
(32)	Prescaler Y (PREY)	002616	FF16	(65)	Port P5 pull-up control register (PULL5)	0FF516	0016
(33)	Timer Y (TY)	002716	FF16	(66)	Port P6 pull-up control register (PULL6)	0FF616	0016
				(67)	Processor status register	(PS)	XXXXXIXX
Not	e : X: Not fixed. Since the initial values for other than above	mentione	d registers and	(68)	Program counter	(РСн)	FFFD16 contents
	RAM contents are indefinite at reset, they m	ust be set	t.			(PCL)	FFFC16 contents

Fig 62. Internal status at reset



Full Status Check

By performing full status check, it is possible to know the execution results of erase and program operations. Figure 74 shows a full status check flowchart and the action to be taken when each error occurs.



Fig 74. Full status check flowchart and remedial procedure for errors



Fig 82. Connection for standard serial I/O mode 2 (M38039FFLWG)





Fig 86. When using E8 programmer (in standard serial I/O mode 1), connection example

ELECTRICAL CHARACTERISTICS

Absolute maximum ratings

Table 16 Absolute maximum ratings

Symbol		Parameter	Conditions	Ratings	Unit
Vcc	Power source vo	Itages	All voltages are based on Vss.	-0.3 to 6.5	V
Vı	Input voltage	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67, VREF	When an input voltage is measured, output transistors are cut off.	-0.3 to Vcc + 0.3	V
Vi	Input voltage	P32, P33		-0.3 to 5.8	V
VI	Input voltage	RESET, XIN		-0.3 to Vcc + 0.3	V
Vi	Input voltage	CNVss		-0.3 to Vcc + 0.3	V
Vo	Output voltage	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67, Xout		-0.3 to Vcc + 0.3	V
Vo	Output voltage	P32, P33		-0.3 to 5.8	V
Pd	Power dissipation	n	Ta=25 °C	1000 ⁽¹⁾	mW
Topr	Operating tempe	rature		-20 to 85	°C
Tstg	Storage tempera	ture		-65 to 125	°C

NOTE: 1. This value is 300 mW except SP package.

Table 19 Recommended operating conditions (3)

(Mask ROM version: Vcc = 1.8 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted) (Flash memory version: Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter			Limits			
Symbol		Falanetei	Min.	Тур.	Max.	Onit	
Σ IOH(peak)	"H" total peak output current ⁽¹⁾	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37			-80	mA	
Σ IOH(peak)	"H" total peak output current ⁽¹⁾	P40-P47, P50-P57, P60-P67			-80	mA	
Σ IOL(peak)	"L" total peak output current ⁽¹⁾	P00-P07, P10-P17, P30-P37			80	mA	
Σ IOL(peak)	"L" total peak output current ⁽¹⁾	P20-P27			80	mA	
Σ IOL(peak)	"L" total peak output current ⁽¹⁾	P40-P47, P50-P57, P60-P67			80	mA	
Σ IOH(avg)	"H" total average output current ⁽¹⁾	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37			-40	mA	
Σ IOH(avg)	"H" total average output current ⁽¹⁾	P40-P47, P50-P57, P60-P67			-40	mA	
Σ IOL(avg)	"L" total average output current ⁽¹⁾	P00-P07, P10-P17, P30-P37			40	mA	
Σ IOL(avg)	"L" total average output current ⁽¹⁾	P20-P27			40	mA	
Σ IOL(avg)	"L" total average output current ⁽¹⁾	P40-P47, P50-P57, P60-P67			40	mA	
IOH(peak)	"H" peak output current ⁽²⁾	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67			-10	mA	
IOL(peak)	"L" peak output current ⁽²⁾	P00-P07, P10-P17, P30-P37, P40-P47, P50-P57, P60-P67			10	mA	
IOL(peak)	"L" peak output current ⁽²⁾	P20-P27			20	mA	
IOH(avg)	"H" average output current ⁽³⁾	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67			-5	mA	
IOL(avg)	"L" average output current ⁽³⁾	P00-P07, P10-P17, P30-P37, P40-P47, P50-P57, P60-P67			5	mA	
IOL(avg)	"L" average output current ⁽³⁾	P20-P27			10	mA	

NOTES:
1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.
2. The peak output current is the peak current flowing in each port.
3. The average output current loL(avg), IOH(avg) are average value measured over 100 ms.

A/D converter characteristics

Table 23 A/D converter recommended operating conditions (Mask ROM version) (A/D = 0.0 + 0.5 + 0.0 +

(Vcc = 2.0 to 5.5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Boromotor	Conditiona		Linit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Unit
Vcc	Power source voltage	8-bit A/D mode ⁽¹⁾	2.0	5.0	5.5	V
	(When A/D converter is used)	10-bit A/D mode ⁽²⁾	2.2	5.0	5.5	
Vref	Analog convert reference voltage		2.0		Vcc	V
Avss	Analog power source voltage			0		V
Via	Analog input voltage AN0-AN15		0		Vcc	V
f(XIN) Main clock input frequency (When A/D conv	Main clock input oscillation frequency	$2.0 \le V$ CC = VREF < 2.2 V	0.5		$\frac{(20 \times \text{Vcc} - 36) \times 1.05}{2}$	MHz
	(When A/D converter is used)	$2.2 \leq \text{VCC} = \text{VREF} < 2.7 \text{ V}$	0.5		$\frac{(24 \times Vcc - 40.8) \times 1.05}{3}$	
		$2.7 \leq \text{VCC} = \text{VREF} < 4.0 \text{ V}$	0.5		$\frac{(9\times Vcc-0.3)\times 1.05}{3}$	
		$4.0 \leq \text{VCC} = \text{VREF} < 4.5 \text{ V}$	0.5		$\frac{(24.6\times Vcc-62.7)\times 1.05}{3}$	
		$4.5 \leq \text{VCC} = \text{VREF} \leq 5.5 \text{ V}$	0.5		16.8	

NOTES:

1. 8-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "1".

2. 10-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "0".

Table 24A/D converter characteristics (Mask ROM version)

(Vcc = 2.0 to 5.5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Tost co	Limits			Lloit		
Symbol	Fc	Falameter Test conc		nullions	Min.	Тур.	Max.	Unit	
-	Resolution		8-bit A/D mode ⁽¹⁾				8	bit	
			10-bit A/D mode ⁽²⁾				10		
-	Absolute accuracy		8-bit A/D mode ⁽¹⁾	$2.0 \leq V \text{ReF} < 2.2 \ V$			±3	LSB	
	(excluding quantization error)			$2.2 \leq V \text{ReF} \leq 5.5 \ V$			±2		
			10-bit A/D mode ⁽²⁾	$2.2 \leq V \text{ReF} < 2.7 \ \text{V}$			±5	LSB	
				$2.7 \leq V \text{Ref} \leq 5.5 \ V$			±4		
tCONV	Conversion time		8-bit A/D mode ⁽¹⁾				50	2tc(XIN)	
			10-bit A/D mode ⁽²⁾			61			
RLADDER	Ladder resistor				12	35	100	kΩ	
IVREF	Reference power	at A/D converter operated	Vref = 5.0 V		50	150	200	μΑ	
	source input current	at A/D converter stopped	Vref = 5.0 V				5.0	μA	
li(AD)	A/D port input curren	t					5.0	μΑ	

NOTES:

1. 8-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "1".

2. 10-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "0".

D/A converter characteristics

Table 25 D/A converter characteristics (Mask ROM version)

(Vcc = 2.7 to 5.5 V, VREF = 2.7 V to Vcc, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter			Lipit		
			Min.	Тур.	Max.	Unit
-	Resolution	Resolution			8	bit
-	Absolute accuracy	$4.0 \leq V \text{Ref} \leq 5.5 \ V$			1.0	%
		$2.7 \leq V \text{Ref} < 4.0 \text{ V}$			2.5	
tsu	Setting time	Setting time			3	μS
RO	Output resistor		2	3.5	5	kΩ
IVREF	Reference power source	e input current ⁽¹⁾			3.2	mA

NOTE:

1. Using one D/A converter, with the value in the DA conversion register of the other D/A converter being "0016".

Table 32 Switching characteristics (1)

(Mask ROM version: Vcc = 2.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted) (Flash memory version: Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Dorom	ator	Test	Limits	Typ. Max. Image: Constraint of the second state of	Linit	
Symbol	Parame	elei	conditions	Min.	Тур.	Max.	Unit
tWH(SCLK1)	Serial I/O1, serial I/O3	$4.5 \leq Vcc \leq 5.5 \ V$		tc(Sclk1)/2-30, tc(Sclk3)/2-30			ns
twн(Sclкз)	clock output "H" pulse	$4.0 \leq Vcc < 4.5 \text{ V}$		tc(ScLк1)/2-35, tc(ScLк3)/2-35			
	width	$2.7 \leq Vcc < 4.0 \text{ V}$		tc(ScLк1)/2-40, tc(ScLк3)/2-40			
		$2.2 \leq Vcc < 2.7 \text{ V}$		tc(ScLк1)/2-45, tc(ScLк3)/2-45			
		$2.0 \leq Vcc < 2.2 \text{ V}$		tc(ScLк1)/2-50, tc(ScLк3)/2-50			
twL(SCLK1)	Serial I/O1, serial I/O3	$4.5 \leq Vcc \leq 5.5 \ V$		tc(ScLк1)/2-30, tc(ScLк3)/2-30			ns
twL(SCLK3)	clock output "L" pulse	$4.0 \le Vcc < 4.5 V$		tc(ScLк1)/2-35, tc(ScLк3)/2-35			
	width	$2.7 \leq Vcc < 4.0 V$		tc(ScLк1)/2-40, tc(ScLк3)/2-40			
		$2.2 \leq Vcc < 2.7 \text{ V}$		tc(ScLк1)/2-45, tc(ScLк3)/2-45			
		$2.0 \leq Vcc < 2.2 \text{ V}$		tc(ScLк1)/2-50, tc(ScLк3)/2-50			
td(SCLK1-TxD1)	Serial I/O1, serial I/O3	$4.5 \leq Vcc \leq 5.5 \ V$				140	ns
td(SCLK3-TxD3)	output delay time ⁽¹⁾	$4.0 \leq \text{Vcc} < 4.5 \text{ V}$				200	
		$2.7 \leq Vcc < 4.0 \text{ V}$				350	
		$2.2 \leq Vcc < 2.7 V$				400	
		$2.0 \le Vcc < 2.2 V$				420	
t∨(Sclk1-TxD1)	Serial I/O1, serial I/O3	$4.5 \leq Vcc \leq 5.5 \ V$		-30			ns
t∨(Sclкз-TxD3)	output valid time ⁽¹⁾	$4.0 \leq \text{Vcc} < 4.5 \text{ V}$		-30			
		$2.7 \leq Vcc < 4.0 V$		-30			
		$2.2 \leq Vcc < 2.7 V$		-30			
		$2.0 \leq Vcc < 2.2 V$		-30			
tr(SCLK1)	Serial I/O1, serial I/O3	$4.5 \le Vcc \le 5.5 V$				30	ns
tr(SCLK3)	rise time of clock	$4.0 \leq Vcc < 4.5 V$				35	
	output	2.7 ≤ Vcc < 4.0 V				40	
		2.2 ≤ Vcc < 2.7 V				45	
		2.0 ≤ Vcc < 2.2 V				50	
tf(SCLK1)	Serial I/O1, serial I/O3	$4.5 \leq Vcc \leq 5.5 V$	Fig.100			30	ns
tf(SCLK3)	fall time of clock output	4.0 ≤ Vcc < 4.5 V				35	
		2.7 ≤ Vcc < 4.0 V				40	
		2.2 ≤ Vcc < 2.7 V				45	
		2.0 ≤ Vcc < 2.2 V				50	
twh(Sclk2)	Serial I/O2	$4.5 \le Vcc \le 5.5 V$		tc(Sclk2)/2-160		1	ns
, , , , , , , , , , , , , , , , , , ,	clock output "H" pulse	4.0 ≤ Vcc < 4.5 V		tc(Sclk2)/2-200			
	width	2.7 ≤ Vcc < 4.0 V		tc(Sclk2)/2-240		1	
		2.2 ≤ Vcc < 2.7 V		tc(Sclk2)/2-260		1	
		2.0 ≤ Vcc < 2.2 V		tc(Sclk2)/2-280			
twL(SCLK2)	Serial I/O2	$4.5 \le Vcc \le 5.5 V$		tc(ScLk2)/2-160			ns
	clock output "L" pulse	$4.0 \leq Vcc < 4.5 V$		tc(Sclk2)/2-200			
	width	$2.7 \leq Vcc < 4.0 V$		tc(Sclk2)/2-240			
		$2.2 \leq Vcc < 2.7 V$		tc(Sclk2)/2-260			
		$2.0 \leq Vcc < 2.2 V$		tc(Sclk2)/2-280			
td(SCLK2-SOUT2)	Serial I/O2	$4.5 \le Vcc \le 5.5 V$				200	ns
. , ,	output delay time	$4.0 \leq Vcc < 4.5 V$				250	
		$2.7 \leq Vcc < 4.0 V$				300	
		$2.2 \leq Vcc < 2.7 V$				350	
		$2.0 \leq Vcc < 2.2 V$				400	
tv(Sclk2-Sout2)	Serial I/O2	$4.5 \le Vcc \le 5.5 V$	1		0	1	ns
Í Í	output valid time	$4.0 \leq Vcc < 4.5 V$			0		
		$2.7 \leq Vcc < 4.0 V$	1		0		
		$2.2 \leq Vcc < 2.7 V$	1		0	1	
		$2.0 \leq Vcc < 2.2 \text{ V}$			0		

NOTE: 1. When the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is "0".