

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	100MHz
Connectivity	SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 17x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VFQFN Exposed Pad
Supplier Device Package	28-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f362-c-gmr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of Figures

1.	System Overview	
	Figure 1.1. C8051F360/3 Block Diagram	20
	Figure 1.2. C8051F361/4/6/8 Block Diagram	21
	Figure 1.3. C8051F362/5/7/9 Block Diagram	21
	Figure 1.4. Comparison of Peak MCU Execution Speeds	22
	Figure 1.5. On-Chip Clock and Reset	23
	Figure 1.6. On-Board Memory Map	24
	Figure 1.7. Development/In-System Debug Diagram	25
	Figure 1.8. Digital Crossbar Diagram (Port 0 to Port 3)	26
	Figure 1.9. PCA Block Diagram	27
	Figure 1.10. PCA Block Diagram	27
	Figure 1.11. 10-Bit ADC Block Diagram	28
	Figure 1.12. Comparator0 Block Diagram	29
	Figure 1.13. Comparator1 Block Diagram	30
	Figure 1.14. IDA0 Functional Block Diagram	31
2.	Absolute Maximum Ratings	
3.	Global Electrical Characteristics	
4.	Pinout and Package Definitions	
	Figure 4.1. TQFP-48 Pinout Diagram (Top View)	39
	Figure 4.2. TQFP-48 Package Diagram	40
	Figure 4.3. LQFP-32 Pinout Diagram (Top View)	41
	Figure 4.4. LQFP-32 Package Diagram	42
	Figure 4.5. QFN-28 Pinout Diagram (Top View)	43
	Figure 4.6. QFN-28 Package Drawing	44
	Figure 4.7. Typical QFN-28 Landing Diagram	45
_	Figure 4.8. QFN-28 Solder Paste Recommendation	46
5.	10-Bit ADC (ADC0, C8051F360/1/2/6/7/8/9)	
	Figure 5.1. ADC0 Functional Block Diagram	47
	Figure 5.2. Typical Temperature Sensor Transfer Function	49
	Figure 5.3. Temperature Sensor Error with 1-Point Calibration	50
	Figure 5.4. 10-Bit ADC Track and Conversion Example Timing	52
	Figure 5.5. ADC0 Equivalent Input Circuits	53
	Figure 5.6. ADC Window Compare Example: Right-Justified Single-Ended Data	60
	Figure 5.7. ADC Window Compare Example: Left-Justified Single-Ended Data	60
	Figure 5.8. ADC Window Compare Example: Right-Justified Differential Data	61
•	Figure 5.9. ADC Window Compare Example: Left-Justified Differential Data	61
6.	10-Bit Current Mode DAC (IDA0, C8051F360/1/2/6/7/8/9)	~~
	Figure 6.1. IDA0 Functional Block Diagram	63
_	Figure 6.2. IDA0 Data Word Mapping	64
1.	voltage Reference (C8051F360/1/2/6///8/9)	~7
~	Figure 7.1. Voltage Reference Functional Block Diagram	67
δ.	Comparators	70
	Figure 8.1. Comparatoru Functional Block Diagram	70



List of Registers

SFR	Definition 5.1. AMX0P: AMUX0 Positive Channel Select	54
SFR	Definition 5.2. AMX0N: AMUX0 Negative Channel Select	55
SFR	Definition 5.3. ADC0CF: ADC0 Configuration	56
SFR	Definition 5.4. ADC0H: ADC0 Data Word MSB	56
SFR	Definition 5.5. ADC0L: ADC0 Data Word LSB	56
SFR	Definition 5.6. ADC0CN: ADC0 Control	57
SFR	Definition 5.7. ADC0GTH: ADC0 Greater-Than Data High Byte	58
SFR	Definition 5.8. ADC0GTL: ADC0 Greater-Than Data Low Byte	58
SFR	Definition 5.9. ADC0LTH: ADC0 Less-Than Data High Byte	59
SFR	Definition 5.10. ADC0LTL: ADC0 Less-Than Data Low Byte	59
SFR	Definition 6.1. IDA0CN: IDA0 Control	65
SFR	Definition 6.2. IDA0H: IDA0 Data Word MSB	65
SFR	Definition 6.3. IDA0L: IDA0 Data Word LSB	66
SFR	Definition 7.1. REF0CN: Reference Control	68
SFR	Definition 8.1. CPT0CN: Comparator0 Control	73
SFR	Definition 8.2. CPT0MX: Comparator0 MUX Selection	74
SFR	Definition 8.3. CPT0MD: Comparator0 Mode Selection	75
SFR	Definition 8.4. CPT1CN: Comparator1 Control	76
SFR	Definition 8.5. CPT1MX: Comparator1 MUX Selection	77
SFR	Definition 8.6. CPT1MD: Comparator1 Mode Selection	78
SFR	Definition 9.1. SFR0CN: SFR Page Control	94
SFR	Definition 9.2. SFRPAGE: SFR Page	94
SFR	Definition 9.3. SFRNEXT: SFR Next Register	95
SFR	Definition 9.4. SFRLAST: SFR Last Register	95
SFR	Definition 9.5. SP: Stack Pointer	102
SFR	Definition 9.6. DPL: Data Pointer Low Byte	102
SFR	Definition 9.7. DPH: Data Pointer High Byte	102
SFR	Definition 9.8. PSW: Program Status Word	103
SFR	Definition 9.9. ACC: Accumulator	104
SFR	Definition 9.10. B: B Register	104
SFR	Definition 9.11. PCON: Power Control	106
SFR	Definition 10.1. IE: Interrupt Enable	110
SFR	Definition 10.2. IP: Interrupt Priority	
SFR	Definition 10.3. EIE1: Extended Interrupt Enable 1	112
SFR	Definition 10.4. EIP1: Extended Interrupt Priority 1	113
SFR	Definition 10.5. EIE2: Extended Interrupt Enable 2	114
SFR	Definition 10.6. EIP2: Extended Interrupt Priority 2	114
SFR	Definition 10.7. IT01CF: INT0/INT1 Configuration	116
SFR	Definition 11.1. MAC0CF: MAC0 Configuration	122
SFR	Definition 11.2. MAC0STA: MAC0 Status	123
SFR	Definition 11.3. MAC0AH: MAC0 A High Byte	123
SFR	Definition 11.4. MAC0AL: MAC0 A Low Byte	124
SFR	Definition 11.5. MAC0BH: MAC0 B High Byte	124



nels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.

The C8051F360DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F36x MCUs. The kit includes software with a developer's studio and debugger, an integrated 8051 assembler, and a debug adapter. It also has a target application board with the associated MCU installed and prototyping area, plus the required cables, and wall-mount power supply. The Development Kit requires a PC running Windows98SE or later.

The Silicon Labs IDE interface is a vastly superior developing and debugging configuration, compared to standard MCU emulators that use on-board "ICE Chips" and require the MCU in the application board to be socketed. Silicon Labs' debug paradigm increases ease of use and preserves the performance of the precision analog peripherals.



Figure 1.7. Development/In-System Debug Diagram

1.4. Programmable Digital I/O and Crossbar

C8051F36x devices include up to 39 I/O pins (four byte-wide Ports and one 7-bit-wide Port). The C8051F36x Ports behave like typical 8051 Ports with a few enhancements. Each Port pin may be configured as an analog input or a digital I/O pin. Pins selected as digital I/Os may additionally be configured for push-pull or open-drain output. The "weak pullups" that are fixed on typical 8051 devices may be globally disabled, providing power savings capabilities.



SFR Definition 9.1. SFR0CN: SFR Page Control

SFR Page: SFR Addres	F s: 0xE5							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Reserve	d Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SFRPGEN	00000001
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	·
Bits 7–1: Bit 0:	RESERVED SFRPGEN: Upon interru matically swi 0: SFR Auto 0. 1: SFR Auto SFR page	. Read = 00 SFR Autom pt, the C800 itch to SFR matic Pagir 0.	000000b. M atic Page C 51 Core will page 0. Th ng disabled. ng enabled.	ust Write 00 Control Enal vector to th is bit is use C8051 cor Upon interr	000000b. ble. he specified d to control e will not au rupt, the C8	interrupt se this autopa utomatically 051 will aut	ervice routine ging functior change to S comatically so	e and auto- n. SFR page witch to

SFR Definition 9.2. SFRPAGE: SFR Page

SFR Page: SFR Address	all pages s: 0xA7							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bits 7–0:	SFR Page B ifying SFR's. Write: Sets t Read: Byte i When enable switch to SF (unless SFR SFRPAGE is caused by in	its: Byte Re he SFR Pa s the SFR p ed in the SF R Page 0x(Stack was s the top by iterrupts (ar	epresents th ge. Dage the C8 FR Page Cc D0 and retur altered before te of the SF and not by re	e SFR Page 3051 MCU is ontrol Regist on to the pre ore a return R Page Sta eading/writir	e the C8051 s using. ter (SFR0C vious SFR ing from the ck, and pus ig to the SF	N), the C80 page upon interrupt). sh/pop even RPAGE reg	51 will aut return fror hts of this s jister)	tomatically n interrupt stack are



Table 9.3	. Special	Function	Registers
-----------	-----------	-----------------	-----------

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	SFR Page	Description	Page No.		
ACC	0xE0	All Pages	Accumulator	page 104		
ADC0CF	0xBC	All Pages	ADC0 Configuration	page 56 ¹		
ADC0CN	0xE8	All Pages	ADC0 Control	page 57 ¹		
ADC0GTH	0xC4	All Pages	ADC0 Greater-Than High Byte	page 58 ¹		
ADC0GTL	0xC3	All Pages	ADC0 Greater-Than Low Byte	page 58 ¹		
ADC0H	0xBE	All Pages	ADC0 Data Word High Byte	page 56 ¹		
ADC0L	0xBD	All Pages	ADC0 Data Word Low Byte	page 56 ¹		
ADC0LTH	0xC6	All Pages	ADC0 Less-Than High Byte	page 59 ¹		
ADC0LTL	0xC5	All Pages	ADC0 Less-Than Low Byte	page 59 ¹		
AMX0N	0xBA	All Pages	AMUX0 Negative Channel Select	page 55 ¹		
AMX0P	0xBB	All Pages	AMUX0 Positive Channel Select	page 54 ¹		
В	0xF0	All Pages	B Register	page 104		
CCH0CN	0x84	F	Cache Control	page 149		
CCH0LC	0xD2	F	Cache Lock	page 151		
CCH0MA	0xD3	F	Cache Miss Accumulator	page 152		
CCH0TN	0xC9	F	Cache Tuning	page 150		
CKCON	0x8E	All Pages	Clock Control	page 252		
CLKSEL	0x8F	F	System Clock Select	page 173		
CPT0CN	0x9B	All Pages	Comparator0 Control	page 73		
CPT0MD	0x9D	All Pages	Comparator0 Configuration	page 75		
CPT0MX	0x9F	All Pages	Comparator0 MUX Selection	page 74		
CPT1CN	0x9A	All Pages	Comparator1 Control	page 76		
CPT1MD	0x9C	All Pages	Comparator1 Configuration	page 78		
CPT1MX	0x9E	All Pages	Comparator1 MUX Selection	page 77		
DPH	0x83	All Pages	Data Pointer High Byte	page 102		
DPL	0x82	All Pages	Data Pointer Low Byte	page 102		
EIE1	0xE6	All Pages	Extended Interrupt Enable 1 page			
EIE2	0xE7	All Pages	Extended Interrupt Enable 2	page 114		
EIP1	0xCE	F	Extended Interrupt Priority 1	page 113		
EIP2 0xCF F Extended Interrupt Priority 2 page 114						
Notes: 1. Refers t	o a register in	the C8051E	360/1/2/6/7/8/9 only			

1. Refers to a register in the C8051F360/1/2/6/7/8/9 onl

2. Refers to a register in the C8051F360/3 only.



9.4.7. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic '1'. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic '0', selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the data sheet associated with their corresponding system function.









SFR Definition 9.7. DPH: Data Pointer High Byte





11.7.2. Multiply Only Example

The example below implements the equation:

 $4660 \times -292 = -1360720$

MOV	MACOCF,	#01h	;	Use integer numbers, and multiply only mode (add to zero)
MOV	MACOAH,	#12h	;	Load MACOA register with 1234 hex = 4660 decimal
MOV	MACOAL,	#34h		
MOV	MACOBH,	#FEh	;	Load MACOB register with FEDC hex = -292 decimal
MOV	MACOBL,	#DCh	;	This line initiates the Multiply operation
NOP				
NOP			;	After this instruction, the Accumulator should be equal to
			;	FFFFEB3CB0 hex = -1360720 decimal. The MACOSTA register should
			;	be 0x01, indicating a negative result.
NOP			;	After this instruction, the Rounding register is updated

11.7.3. MAC0 Accumulator Shift Example

The example below shifts the MAC0 accumulator left one bit, and then right two bits:

MOV	MACOOVR, #40h	;	The next few instructions load the accumulator with the value
MOV	MAC0ACC3, #88h	;	4088442211 Hex.
MOV	MAC0ACC2, #44h		
MOV	MACOACC1, #22h		
MOV	MAC0ACC0, #11h		
MOV	MACOCF, #20h	;	Initiate a Left-shift
NOP		;	After this instruction, the accumulator should be 0×8110884422
NOP		;	The rounding register is updated after this instruction
MOV	MACOCF, #30h	;	Initiate a Right-shift
MOV	MACOCF, #30h	;	Initiate a second Right-shift
NOP		;	After this instruction, the accumulator should be $0 \times \text{E}044221108$
NOP		;	The rounding register is updated after this instruction

13.4. Flash Read Timing

On reset, the C8051F36x Flash read timing is configured for operation with system clocks up to 25 MHz. If the system clock will not be increased above 25 MHz, then the Flash timing registers may be left at their reset value.

For every Flash read or fetch, the system provides an internal Flash read strobe to the Flash memory. The Flash read strobe lasts for one or two system clock cycles, based on the FLRT bits (FLSCL.4 and FLSCL.5). If the system clock is greater than 25 MHz, the FLRT bit must be changed to the appropriate setting. Otherwise, data read or fetched from Flash may not represent the actual contents of Flash. When the Flash read strobe is asserted, Flash memory is active. When it is de-asserted, Flash memory is in a low power state.

The recommended procedure for updating FLRT is:

- Step 1. Select SYSCLK to 25 MHz or less.
- Step 2. Disable the prefetch engine (CHPFEN = '0' in CCH0CN register).
- Step 3. Set the FLRT bits to the appropriate setting for the SYSCLK.
- Step 4. Enable the prefetch engine (CHPFEN = '1' in CCH0CN register).

SFR Definition 13.3. FLSCL: Flash Memory Control





14. Branch Target Cache

The C8051F36x device families incorporate a 32x4 byte branch target cache with a 4-byte prefetch engine. Because the access time of the Flash memory is 40 ns, and the minimum instruction time is 10 ns (C8051F360/1/2/3/4/5/6/7) or 20 ns (C8051F368/9), the branch target cache and prefetch engine are necessary for full-speed code execution. Instructions are read from Flash memory four bytes at a time by the prefetch engine, and given to the CIP-51 processor core to execute. When running linear code (code without any jumps or branches), the prefetch engine alone allows instructions to be executed at full speed. When a code branch occurs, a search is performed for the branch target (destination address) in the cache. If the branch target information is found in the cache (called a "cache hit"), the instruction data is read from the cache and immediately returned to the CIP-51 with no delay in code execution. If the branch target is not found in the cache (called a "cache miss"), the processor may be stalled for up to four clock cycles while the next set of four instructions is retrieved from Flash memory. Each time a cache miss occurs, the requested instruction data is written to the cache if allowed by the current cache settings. A data flow diagram of the interaction between the CIP-51 and the Branch Target Cache and Prefetch Engine is shown in Figure 14.1.



Figure 14.1. Branch Target Cache Data Flow

14.1. Cache and Prefetch Operation

The branch target cache maintains two sets of memory locations: "slots" and "tags". A slot is where the cached instruction data from Flash is stored. Each slot holds four consecutive code bytes. A tag contains the 13 most significant bits of the corresponding Flash address for each four-byte slot. Thus, instruction data is always cached along four-byte boundaries in code space. A tag also contains a "valid bit", which indicates whether a cache location contains valid instruction data. A special cache location (called the linear tag and slot), is reserved for use by the prefetch engine. The cache organization is shown in Figure 14.2. Each time a Flash read is requested, the address is compared with all valid cache tag locations (including the linear tag). If any of the tag locations match the requested address, the data from that slot is immediately provided to the CIP-51. If the requested address matches a location that is currently being read by the prefetch engine, the CIP-51 will be stalled until the read is complete. If a match is not found, the current prefetch operation is abandoned, and a new prefetch operation is initiated for the requested instruction data. When the prefetch engine begins reading the next four-byte word from Flash memory. If the newly-fetched data also meets the criteria necessary to be cached, it will be written to the cache in the slot indicated by the current replacement algorithm.



The replacement algorithm is selected with the Cache Algorithm bit, CHALGM (CCH0TN.3). When CHALGM is cleared to '0', the cache will use the rebound algorithm to replace cache locations. The rebound algorithm replaces locations in order from the beginning of cache memory to the end, and then from the end of cache memory to the beginning. When CHALGM is set to '1', the cache will use the pseudo-random algorithm to replace cache locations. The pseudo-random algorithm uses a pseudo-random number to determine which cache location to replace. The cache can be manually emptied by writing a '1' to the CHFLUSH bit (CCH0CN.4).





14.2. Cache and Prefetch Optimization

By default, the branch target cache is configured to provide code speed improvements for a broad range of circumstances. **In most applications, the cache control registers should be left in their reset states.** Sometimes it is desirable to optimize the execution time of a specific routine or critical timing loop. The branch target cache includes options to exclude caching of certain types of data, as well as the ability to pre-load and lock time-critical branch locations to optimize execution speed.

The most basic level of cache control is implemented with the Cache Miss Penalty Threshold bits, CHMSTH (CCH0TN.1–0). If the processor is stalled during a prefetch operation for more clock cycles than the number stored in CHMSTH, the requested data will be cached when it becomes available. The CHMSTH bits are set to zero by default, meaning that any time the processor is stalled, the new data will be cached. If, for example, CHMSTH is equal to 2, any cache miss causing a delay of 3 or 4 clock cycles will be cached, while a cache miss causing a delay of 1–2 clock cycles will not be cached.



16.6. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 16.1, Option 2. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let R = 246 k Ω and C = 50 pF:

 $f = 1.23(10^3)/RC = 1.23 (10^3)/[246 \times 50] = 0.1 MHz = 100 kHz$

Referring to the table in SFR Definition 16.5, the required XFCN setting is 010b. Programming XFCN to a higher setting in RC mode will improve frequency accuracy at a slightly increased external oscillator supply current.

16.7. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 16.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume $V_{DD} = 3.0$ V and f = 75 kHz:

f = KF / (C x V_{DD}) 0.075 MHz = KF / (C x 3.0)

Since the frequency of roughly 75 kHz is desired, select the K Factor from the table in SFR Definition 16.5 as KF = 7.7:

 $0.075 \text{ MHz} = 7.7 / (C \times 3.0)$

C x 3.0 = 7.7 / 0.075 MHz

C = 102.6 / 3.0 pF = 34.2 pF

Therefore, the XFCN value to use in this example is 010b.





Figure 17.2. Port I/O Cell Block Diagram



				Ρ	0							Р	1							F	2							P	3		
																										P ava 32/4	3.1- ailai 18-pi	P3.4 ble o in o	t on nly	P3. ava on o	5-P3.7 ilable 48-pin nly
	•			•	4	ļ	•	-	•			<u>^</u>	4			-	•		•			ļ				4		<u>,</u>	4	-	. 1
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6 7		0	1	2	3	4	5	67
PYO																	(32-	pin	and	28-	oin p	back	ages)								
RXO																	(48-	pin	pacł	kage	e)										
SCK																								+							
MISO																															
MOSI																															
NSS*																	(*4-	Wire	9 SP	91 O	nly)										
SDA																															
SCL																															
CP0																															
CP0A																															
CP1												1																			
CP1A																															
/SYSCLK																															
CEX0																															
CEX1																															
CEX2																															
CEX3																															
CEX4																															
CEX5																															
ECI																						_									
то																															
T1																															
	0	0	0 P0	0 SK	0 P[0	0 :7]	0	0	1	1	0 P1	0 ISK	0 P[0	0 :7]	0	0	0	0	0 P2	0 2SK	0 IP[0	0 :7]	0 (0	0	0 P3	0 SKI	0 P[0:	0 7]	0 0

Figure 17.4. Crossbar Priority Decoder with Port Pins Skipped

Registers XBR0 and XBR1 are used to assign the digital I/O resources to the physical I/O Port pins. Note that when the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL); when the UART is selected, the Crossbar assigns both pins associated with the UART (TX and RX). UART0 pin assignments are fixed for bootloading purposes: UART TX0 is always assigned to P0.1 (C8051F360/3) or P0.4 (C8051F361/2/4/5/6/7/8/9); UART RX0 is always assigned to P0.2 (C8051F361/2/4/5/6/7/8/9). Standard Port I/Os appear contiguously starting at P0.0 after prioritized functions and skipped pins are assigned.

Important Note: The SPI can be operated in either 3-wire or 4-wire modes, depending on the state of the NSSMD1-NSSMD0 bits in register SPI0CN. According to the SPI mode, the NSS signal may or may not be routed to a Port pin.





SFR Definition 17.6. P0SKIP: Port0 Skip

SFR Definition 17.7. P0MAT: Port0 Match



SFR Definition 17.8. P0MASK: Port0 Mask







SFR Definition 17.16. P2MDIN: Port2 Input Mode

SFR Definition 17.17. P2MDOUT: Port2 Output Mode





SFR Page: SFR Addres	all pages ss: 0xB5							
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0	01111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bit 7: Bits 6–0:	UNUSED. R P4.[6:0] Write - Outp 0: Logic Low 1: Logic Higl Read - Direc 0: P4.n pin is 1: P4.n pin is	tead = 0b. V ut appears / Output. h Output (hi ctly reads P s logic low. s logic high.	Vrite = don't on I/O pins gh impedar ort pin.	t care. per Crossbance if corres	ar Registers ponding P4	s. MDOUT.n ł	oit = 0).	

SFR Definition 17.25. P4: Port4

SFR Definition 17.26. P4MDOUT: Port4 Output Mode





21.3. Timer 3

Timer 3 is a 16-bit timer formed by two 8-bit SFRs: TMR3L (low byte) and TMR3H (high byte). Timer 3 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T3SPLIT bit (TMR3CN.3) defines the Timer 3 operation mode.

Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 3 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

21.3.1. 16-bit Timer with Auto-Reload

When T3SPLIT (TMR3CN.3) is zero, Timer 3 operates as a 16-bit timer with auto-reload. Timer 3 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 3 reload registers (TMR3RLH and TMR3RLL) is loaded into the Timer 3 register as shown in Figure 21.6, and the Timer 3 High Byte Overflow Flag (TMR3CN.7) is set. If Timer 3 interrupts are enabled (if EIE1.7 is set), an interrupt will be generated on each Timer 3 overflow. Additionally, if Timer 3 interrupts are enabled and the TF3LEN bit is set (TMR3CN.5), an interrupt will be generated each time the lower 8 bits (TMR3L) overflow from 0xFF to 0x00.



Figure 21.6. Timer 3 16-Bit Mode Block Diagram



21.3.2. 8-bit Timers with Auto-Reload

When T3SPLIT is set, Timer 3 operates as two 8-bit timers (TMR3H and TMR3L). Both 8-bit timers operate in auto-reload mode as shown in Figure 21.7. TMR3RLL holds the reload value for TMR3L; TMR3RLH holds the reload value for TMR3H. The TR3 bit in TMR3CN handles the run control for TMR3H. TMR3L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 3 Clock Select bits (T3MH and T3ML in CKCON) select either SYSCLK or the clock defined by the Timer 3 External Clock Select bit (T3XCLK in TMR3CN), as follows:

T3MH	T3XCLK	TMR3H Clock							
		Source							
0	0	SYSCLK/12							
0	1	External Clock/8							
1	Х	SYSCLK							

T3ML	T3XCLK	TMR3L Clock		
		Source		
0	0	SYSCLK/12		
0	1	External Clock/8		
1	Х	SYSCLK		

The TF3H bit is set when TMR3H overflows from 0xFF to 0x00; the TF3L bit is set when TMR3L overflows from 0xFF to 0x00. When Timer 3 interrupts are enabled, an interrupt is generated each time TMR3H overflows. If Timer 3 interrupts are enabled and TF3LEN (TMR3CN.5) is set, an interrupt is generated each time either TMR3L or TMR3H overflows. When TF3LEN is enabled, software must check the TF3H and TF3L flags to determine the source of the Timer 3 interrupt. The TF3H and TF3L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 21.7. Timer 3 8-Bit Mode Block Diagram



22.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA0 counter/timer is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic '1' and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.



Figure 22.5. PCA Software Timer Mode Diagram



SFR Definition 22.7. PCA0CPHn: PCA0 Capture Module High Byte

SFR Page:	PCA0CPH0: all pages, PCA0CPH1: all pages, PCA0CPH2: all pages, PCA0CPH3: all pages, PCA0CPH4: all pa PCA0CPH5: all pages								
SFR Address:	PCA0CPH0: 0x	FC, PCA0CPH	1: 0xEA, PCA0	CPH2: 0xEC, P	CA0CPH3: 0xEl	E, PCA0CPH4:	0xFE, PCA0C	PH5: 0xF6	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
								00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Bits 7–0: F T	CA0CPHn: he PCA0CF	PCA0 Cap PHn registe	ture Module r holds the	e High Byte high byte (MSB) of the	e 16-bit cap	ture modu	le n.	

