



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	100MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	29
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f364-c-gq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

17. Port Input/Output
Table 17.1. Port I/O DC Electrical Characteristics 199
18.SMBus
Table 18.1. SMBus Clock Source Selection 204
Table 18.2. Minimum SDA Setup and Hold Times
Table 18.3. Sources for Hardware Changes to SMB0CN
Table 18.4. SMBus Status Decoding
19.UART0
Table 19.1. Timer Settings for Standard Baud Rates
Using The Internal 24.5 MHz Oscillator
Table 19.2. Timer Settings for Standard Baud Rates
Using an External 25.0 MHz Oscillator 226
Table 19.3. Timer Settings for Standard Baud Rates
Using an External 22.1184 MHz Oscillator
Table 19.4. Timer Settings for Standard Baud Rates
Using an External 18.432 MHz Oscillator 228
Table 19.5. Timer Settings for Standard Baud Rates
Using an External 11.0592 MHz Oscillator
Table 19.6. Timer Settings for Standard Baud Rates
Using an External 3.6864 MHz Oscillator 230
Table 19.7. Timer Settings for Standard Baud Rates Using the PLL 231
Table 19.8. Timer Settings for Standard Baud Rates Using the PLL 231
20. Enhanced Serial Peripheral Interface (SPI0)
Table 20.1. SPI Slave Timing Parameters
21. Timers
22. Programmable Counter Array
Table 22.1. PCA Timebase Input Options 263
Table 22.2. PCA0CPM Register Settings for PCA Capture/Compare Modules 265
Table 22.3. Watchdog Timer Timeout Intervals1 273
23. Revision Specific Behavior
24. C2 Interface



SFR Page: SFR Address	all pages s: 0xB9								
R/W	R/W	R/W	R/W	R	R	R/W	R/W	Reset Value	
IDA0EN		IDA0CM		-	-	IDA0	OMD	01110010	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_	
Bit 7:	it 7: IDA0EN: IDA0 Enable. 0: IDA0 Disabled. 1: IDA0 Enabled.								
Bits 6–4: Bits 3–2: Bits 1–0:	IDAUCIM[2:0 000: DAC o 001: DAC o 010: DAC o 011: DAC o 100: DAC o 101: DAC o 101: DAC o 111: DAC o 111: DAC o 111: DAC o UNUSED. F IDA0OMD[1 00: 0.5 mA 01: 1.0 mA 1x: 2.0 mA	J: IDAO Upd utput update utput update utput update utput update utput update utput update toput update Read = 00b. V :0]: IDAO Ou full-scale out full-scale out	ate Source s on Timer s on Timer s on Timer s on rising s on falling s on any ed s on write t Write = dor toput Mode put current put current	Select bits. 0 overflow. 1 overflow. 2 overflow. 3 overflow. edge of CN edge of CN dge of CNVS o IDA0H. (d n't care. Select bits.	VSTR. IVSTR. STR. efault)				

SFR Definition 6.1. IDA0CN: IDA0 Control

SFR Definition 6.2. IDA0H: IDA0 Data Word MSB





7. Voltage Reference (C8051F360/1/2/6/7/8/9)

The Voltage reference MUX on the C8051F360/1/2/6/7/8/9 devices is configurable to use an externally connected voltage reference, the internal reference voltage generator, or the V_{DD} power supply voltage (see Figure 7.1). The REFSL bit in the Reference Control register (REF0CN) selects the reference source. For an external source or the internal reference, REFSL should be set to '0'. To use V_{DD} as the reference source, REFSL should be set to '1'.

The BIASE bit enables the internal voltage bias generator, which is used by the ADC, Temperature Sensor, internal oscillators, and Current DAC. This bias is enabled when any of the aforementioned peripherals are enabled. The bias generator may be enabled manually by writing a '1' to the BIASE bit in register REF0CN; see SFR Definition 7.1 for REF0CN register details. The electrical specifications for the voltage reference circuit are given in Table 7.1.

The internal voltage reference circuit consists of a 1.2 V, temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal voltage reference can be driven out on the VREF pin by setting the REFBE bit in register REF0CN to a '1' (see SFR Definition 7.1). The maximum load seen by the VREF pin must be less than 200 μ A to GND. When using the internal voltage reference, bypass capacitors of 0.1 μ F and 4.7 μ F are recommended from the VREF pin to GND. If the internal reference is not used, the REFBE bit should be cleared to '0'. Electrical specifications for the internal voltage reference are given in Table 7.1.

Important Note about the VREF Pin: Port pin P0.3 on the C8051F360 device and P0.0 on C8051F361/2/6/7/89 devices is used as the external VREF input and as an output for the internal VREF. When using either an external voltage reference or the internal reference circuitry, the port pin should be configured as an analog pin, and skipped by the Digital Crossbar. To configure the port pin as an analog pin, set the appropriate bit to '0' in register P0MDIN. To configure the Crossbar to skip the VREF port pin, set the appropriate bit to '1' in register P0SKIP. Refer to Section "17. Port Input/Output" on page 182 for



Figure 7.1. Voltage Reference Functional Block Diagram



11.6. Rounding and Saturation

A Rounding Engine is included, which can be used to provide a rounded result when operating on fractional numbers. MAC0 uses an unbiased rounding algorithm to round the data stored in bits 31–16 of the accumulator, as shown in Table 11.1. Rounding occurs during the third stage of the MAC0 pipeline, after any shift operation, or on a write to the LSB of the accumulator. The rounded results are stored in the rounding registers: MAC0RNDH (SFR Definition 11.12) and MAC0RNDL (SFR Definition 11.13). The accumulator registers are not affected by the rounding engine. Although rounding is primarily used for fractional data, the data in the rounding registers is updated in the same way when operating in integer mode.

Accumulator Bits 15–0 (MAC0ACC1:MAC0ACC0)	Accumulator Bits 31–16 (MAC0ACC3:MAC0ACC2)	Rounding Direction	Rounded Results (MAC0RNDH:MAC0RNDL)
Greater Than 0x8000	Anything	Up	(MAC0ACC3:MAC0ACC2) + 1
Less Than 0x8000	Anything	Down	(MAC0ACC3:MAC0ACC2)
Equal To 0x8000	Odd (LSB = 1)	Up	(MAC0ACC3:MAC0ACC2) + 1
Equal To 0x8000	Even (LSB = 0)	Down	(MAC0ACC3:MAC0ACC2)

Table 11.1. MAC0 Rounding (MAC0SAT = 0)

The rounding engine can also be used to saturate the results stored in the rounding registers. If the MAC0-SAT bit is set to '1' and the rounding register overflows, the rounding registers will saturate. When a positive overflow occurs, the rounding registers will show a value of 0x7FFF when saturated. For a negative overflow, the rounding registers will show a value of 0x8000 when saturated. If the MAC0SAT bit is cleared to '0', the rounding registers will not saturate.

11.7. Usage Examples

This section details some software examples for using MAC0. Section 11.7.1 shows a series of two MAC operations using fractional numbers. Section 11.7.2 shows a single operation in Multiply Only mode with integer numbers. The last example, shown in Section 11.7.3, demonstrates how the left-shift and right-shift operations can be used to modify the accumulator. All of the examples assume that all of the flags in the MAC0STA register are initially set to '0'.

11.7.1. Multiply and Accumulate Example

The example below implements the equation:

 $(0.5 \times 0.25) + (0.5 \times -0.25) \ = \ 0.125 - 0.125 \ = \ 0.0$

MOV	MACOCF,	#0Ah	;	Set to Clear Accumulator, Use fractional numbers
MOV	MACOAH,	#40h	;	Load MACOA register with 4000 hex = 0.5 decimal
MOV	MACOAL,	#00h		
MOV	MACOBH,	#20h	;	Load MACOB register with 2000 hex = 0.25 decimal
MOV	MACOBL,	#00h	;	This line initiates the first MAC operation
MOV	MACOBH,	#E0h	;	Load MACOB register with E000 hex = -0.25 decimal
MOV	MACOBL,	#00h	;	This line initiates the second MAC operation
NOP				
NOP			;	After this instruction, the Accumulator should be equal to 0,
			;	and the MACOSTA register should be 0x04, indicating a zero
NOP			;	After this instruction, the Rounding register is updated



Steps 3–8 must be repeated for each byte to be written

For block Flash writes, the Flash write procedure is only performed after the last byte of each block is written with the MOVX write instruction. When writing to addresses located in any of the four code banks, a Flash write block is four bytes long, from addresses ending in 00b to addresses ending in 11b. Writes must be performed sequentially (i.e. addresses ending in 00b, 01b, 10b, and 11b must be written in order). The Flash write will be performed following the MOVX write that targets the address ending in 11b. The Flash write will be performed following the MOVX write that targets the address ending in 1b. If any bytes in the block do not need to be updated in Flash, they should be written to 0xFF. The recommended procedure for writing Flash in blocks is as follows:

- Step 1. Disable interrupts.
- Step 2. Set CHBLKW (register CCH0CN) to select block write mode.
- Step 3. Write the first key code to FLKEY: 0xA5.
- Step 4. Write the second key code to FLKEY: 0xF1.
- Step 5. Set PSWE (register PSCTL) to redirect MOVX commands to write to Flash.
- Step 6. Clear the PSEE bit (register PSCTL).
- Step 7. Using the MOVX instruction, write the first data byte to the first block location (ending in 00b).
- Step 8. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
- Step 9. Write the first key code to FLKEY: 0xA5.
- Step 10. Write the second key code to FLKEY: 0xF1.
- Step 11. Set PSWE (register PSCTL) to redirect MOVX commands to write to Flash.
- Step 12. Clear the PSEE bit (register PSCTL).
- Step 13. Using the MOVX instruction, write the second data byte to the second block location (ending in 01b).
- Step 14. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
- Step 15. Write the first key code to FLKEY: 0xA5.
- Step 16. Write the second key code to FLKEY: 0xF1.
- Step 17. Set PSWE (register PSCTL) to redirect MOVX commands to write to Flash.
- Step 18. Clear the PSEE bit (register PSCTL).
- Step 19. Using the MOVX instruction, write the third data byte to the third block location (ending in 10b).
- Step 20. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
- Step 21. Write the first key code to FLKEY: 0xA5.
- Step 22. Write the second key code to FLKEY: 0xF1.
- Step 23. Set PSWE (register PSCTL) to redirect MOVX commands to write to Flash.
- Step 24. Clear the PSEE bit (register PSCTL).
- Step 25. Using the MOVX instruction, write the fourth data byte to the last block location (ending in 11b).
- Step 26. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
- Step 27. Re-enable interrupts.

Steps 3-26 must be repeated for each block to be written.

13.1.4. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written and erased using the MOVX write instruction (as described in Section 13.1.2 and Section 13.1.3) and read using the MOVC instruction. Note: MOVX read instructions always target XRAM.



13.3. Flash Write and Erase Guidelines

Any system which contains routines which write or erase Flash memory from software involves some risk that the write or erase routines will execute unintentionally if the CPU is operating outside its specified operating range of V_{DD} , system clock frequency, or temperature. This accidental execution of Flash modi-fying code can result in alteration of Flash memory contents causing a system failure that is only recoverable by re-Flashing the code in the device.

To help prevent the accidental modification of Flash by firmware, the V_{DD} Monitor must be enabled and enabled as a reset source on C8051F36x devices for the Flash to be successfully modified. If either the V_{DD} Monitor or the V_{DD} Monitor reset source is not enabled, a Flash Error Device Reset will be generated when the firmware attempts to modify the Flash.

The following guidelines are recommended for any system that contains routines which write or erase Flash from code.

13.3.1. V_{DD} Maintenance and the V_{DD} Monitor

- 1. If the system power supply is subject to voltage or current "spikes," add sufficient transient protection devices to the power supply to ensure that the supply voltages listed in the Absolute Maximum Ratings table are not exceeded.
- 2. Make certain that the minimum V_{DD} rise time specification of 1 ms is met. If the system cannot meet this rise time specification, then add an external V_{DD} brownout circuit to the /RST pin of the device that holds the device in reset until V_{DD} reaches V_{RST} and re-asserts /RST if V_{DD} drops below V_{RST}. Please see Table 12.1, "Reset Electrical Characteristics," on page 134 for more information on the VDD Monitor Threshold voltage (V_{RST}).
- 3. Keep the on-chip V_{DD} Monitor enabled and enable the V_{DD} Monitor as a reset source as early in code as possible. This should be the first set of instructions executed after the Reset Vector. For 'C'-based systems, this will involve modifying the startup code added by the 'C' compiler. See your compiler documentation for more details. Make certain that there are no delays in software between enabling the V_{DD} Monitor and enabling the V_{DD} Monitor as a reset source. Code examples showing this can be found in AN201, "Writing to Flash from Firmware", available from the Silicon Laboratories web site.

Note: On C8051F36x devices, both the V_{DD} Monitor and the V_{DD} Monitor reset source must be enabled to write or erase Flash without generating a Flash Error Device Reset.

- 4. As an added precaution, explicitly enable the V_{DD} Monitor and enable the V_{DD} Monitor as a reset source inside the functions that write and erase Flash memory. The V_{DD} Monitor enable instructions should be placed just after the instruction to set PSWE to a '1', but before the Flash write or erase operation instruction.
- Make certain that all writes to the RSTSRC (Reset Sources) register use direct assignment operators and explicitly DO NOT use the bit-wise operators (such as AND or OR). For example, "RSTSRC = 0x02" is correct, but "RSTSRC |= 0x02" is incorrect.
- 6. Make certain that all writes to the RSTSRC register explicitly set the PORSF bit to a '1'. Areas to check are initialization code which enables other reset sources, such as the Missing Clock Detector or Comparator, for example, and instructions which force a Software Reset. A global search on "RSTSRC" can quickly verify this.



15.2. Configuring the External Memory Interface

Configuring the External Memory Interface consists of five steps:

- 1. Configure the Output Modes of the associated port pins as either push-pull or open-drain (push-pull is most common), and skip the associated pins in the crossbar.
- 2. Configure Port latches to "park" the EMIF pins in a dormant state (usually by setting them to logic '1').
- 3. Select Multiplexed mode or Non-multiplexed mode.
- 4. Select the memory mode (on-chip only, split mode without bank select, split mode with bank select, or off-chip only).
- 5. Set up timing to interface with off-chip memory or peripherals.

Each of these five steps is explained in detail in the following sections. The Port selection, Multiplexed mode selection, and Mode bits are located in the EMI0CF register shown in SFR Definition 15.2.

15.3. Port Configuration

The External Memory Interface appears on Ports 1, 2 (non-multiplexed mode only), 3, and 4 when it is used for off-chip memory access. When the EMIF is used in multiplexed mode, the Crossbar should be configured to skip over the ALE control line (P0.0) using the P0SKIP register. The other control lines, /RD (P4.4) and /WR (P4.5), are not available on the Crossbar and do not need to be skipped. For more information about configuring the Crossbar, see Section "17.3. General Purpose Port I/O" on page 189. The EMIF pinout is shown in Table 15.1 on page 154.

The External Memory Interface claims the associated Port pins for memory operations ONLY during the execution of an off-chip MOVX instruction. Once the MOVX instruction has completed, control of the Port pins reverts to the Port latches or to the Crossbar settings for those pins. See Section "17. Port Input/Output" on page 182 for more information about the Crossbar and Port operation and configuration. **The Port latches should be explicitly configured to 'park' the External Memory Interface pins in a dormant state, most commonly by setting them to a logic '1'**.

During the execution of the MOVX instruction, the External Memory Interface will explicitly disable the drivers on all Port pins that are acting as Inputs (Data[7:0] during a READ operation, for example). The Output mode of the Port pins (whether the pin is configured as Open-Drain or Push-Pull) is unaffected by the External Memory Interface operation, and remains controlled by the PnMDOUT registers. In most cases, the output modes of all EMIF pins should be configured for push-pull mode.



15.6.1.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '110'.



Figure 15.6. Non-multiplexed 8-bit MOVX with Bank Select Timing



Parameter	Description	Min*	Max*	Units				
T _{ACS}	Address/Control Setup Time	0	3 x T _{SYSCLK}	ns				
T _{ACW}	Address/Control Pulse Width	1 x T _{SYSCLK}	16 x T _{SYSCLK}	ns				
T _{ACH}	Address/Control Hold Time	0	3 x T _{SYSCLK}	ns				
T _{ALEH}	Address Latch Enable High Time	1 x T _{SYSCLK}	4 x T _{SYSCLK}	ns				
T _{ALEL}	Address Latch Enable Low Time	1 x T _{SYSCLK}	4 x T _{SYSCLK}	ns				
T _{WDS}	Write Data Setup Time	1 x T _{SYSCLK}	19 x T _{SYSCLK}	ns				
T _{WDH}	Write Data Hold Time	0	3 x T _{SYSCLK}	ns				
T _{RDS}	Read Data Setup Time	20		ns				
T _{RDH}	Read Data Hold Time	0		ns				
*Note: T _{SYSCLK} is	*Note: T _{SYSCLK} is equal to one period of the device system clock (SYSCLK).							

Table 15.2. AC Parameters for External Memory Interface



SFR Page: SFR Addre	F ss: 0x8F							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Reserve	ed Reserved	CLKDIV1	CLKDIV0	Reserved	CLKSL2	CLKSL1	CLKSL0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
Bits 7–6: Bits 5–4: Bit 3: Bits 2–0:	RESERVED CLKDIV1-0: These bits ca crossbar. 00: Output w 01: Output w 10: Output w 10: Output w 11: Output w See Section a port pin. RESERVED CLKSL2-0: 000: SYSCL IFCN bits 001: SYSCL 010: SYSCL 010: SYSCL 011: RESER 100: SYSCL 101-11x: RE	. Read = 00 Output SYS an be used vill be SYSC vill be SYSC "II be SYSC "IT. Port In . Read = 0t System Clo K derived fi in OSCICN K derived fi bits in OSCI VED. K derived fi SERVED.	Db. Must Wr SCLK Divide to pre-divid CLK. CLK/2. CLK/4. CLK/8. put/Output" o. Must Writ ck Source S rom the high J. rom the Ext rom the Ext rom the Iow _CN.	ite 00b. e Factor. le SYSCLK on page 18 e 0b. Select Bits. n-frequency ernal Oscilla -frequency	before it is 2 for more Internal Os ator circuit.	output to a details abou scillator, and cillator, and	port pin thi ut routing th d scaled as scaled as	rough the his output to s per the per the

SFR Definition 16.4. CLKSEL: System Clock Selection



SFR Page:	F									
SFR Addres	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
CP1AE	CP1E	CP0AE	CP0E	SYSCKE	SMB0E	SPI0E	URT0E	00000000		
Bit7	Bit6	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0								
Bit 7:	CP1AE: Comparator1 Asynchronous Output Enable 0: Asynchronous CP1 unavailable at Port pin. 1: Asynchronous CP1 routed to Port pin.									
Bit 6:	CP1E: Comp 0: CP1 unav 1: CP1 route	parator1 Ou ailable at P ed to Port pi	tput Enable ort pin. n.	e						
Bit 5:	CP0AE: Cor 0: Asynchror 1: Asynchror	nparator0 A nous CP0 u nous CP0 ro	synchrono navailable outed to Po	us Output Er at Port pin. ert pin.	nable					
Bit 4:	CP0E: Comparator0 Output Enable 0: CP0 unavailable at Port pin. 1: CP0 routed to Port pin									
Bit 3:	SYSCKE: /SYSCLK Output Enable 0: /SYSCLK unavailable at Port pin. 1: /SYSCLK (divided by 1, 2, 4, or 8) routed to Port pin. The divide factor is determined by the CLKDIV1–0 bits in register CLKSEL (See Section Section "16. Oscillators" on									
Bit 2:	SMB0E: SMBus I/O Enable 0: SMBus I/O unavailable at Port pins. 1: SMBus I/O routed to Port pins.									
Bit 1:	SPI0E: SPI I/O Enable 0: SPI I/O unavailable at Port pins. 1: SPI I/O routed to Port pins. Note that the SPI can be assigned either 3 or 4 GPIO pins.									
Bit 0:	 SPI I/O routed to Port pins. Note that the SPI can be assigned either 3 or 4 GPIO pins. URT0E: UART I/O Output Enable UART I/O unavailable at Port pin. UART TX0, RX0 routed to Port pins P0.1 and P0.2 (C8051F360/3) or P0.4 and P0.5 (C8051F361/2/4/5/6/7/8/9). 									

SFR Definition 17.1. XBR0: Port I/O Crossbar Register 0



SFR Page: SFR Address:	all pages 0xB0	(bit addr	essable)					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
C 1 F C 1	Vitte - Outpu : Logic Low : Logic High Read - Alway bin when cor D: P3.n pin is : P3.n pin is	of appears of Output. In Output (hi ys reads '0' Infigured as is logic low. Is logic high.	gh impedar if selected digital input	per Crossbi nce if corres as analog i 	ar Registers	s. 3MDOUT.n I ster P3MDI	bit = 0). N. Directly	reads Port

SFR Definition 17.21. P3: Port3

SFR Definition 17.22. P3MDIN: Port3 Input Mode





SFR Definition 18.2. SMB0CN: SMBus

SFR Page: SFR Addres	all pages s: 0xC0	(bit addı	ressable)						
R	R	R/W	R/W	R	R	R/W		R/W	Reset Value
MASTE	R TXMODE	STA	STO	ACKRQ	ARBLOST	ACK		SI	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1		Bit0	
Bit 7:	MASTER: SN	//Bus Mast	er/Slave Ind	dicator.					
	I his read-oni	ly bit indica	ates when the	ne SIVIBUS I	s operating a	s a maste	er.		
	1: SMBus op	erating in a	Slave Wode						
Bit 6 [.]		MBus Tran	smit Mode	e. Indicator					
Bit 0.	This read-onl	lv bit indica	ates when the	ne SMBus i	s operating a	s a transi	mitte	r.	
	0: SMBus in	Receiver N	/lode.		e eperanig a			•	
	1: SMBus in	Transmitte	r Mode.						
Bit 5:	STA: SMBus	Start Flag.							
	Write:	_							
	0: No Start ge	enerated.							
	1: When oper	rating as a	master, a S	START cond	lition is transr	nitted if th	ne bu	s is fre	ee (If the bus
	is not free,	the STAR	T is transmi	tted after a	STOP is rece	eived or a	time	out is	detected). If
	STA is set	by software	e as an acti	ve Master,	a repeated S	TART WII	be g	genera	ited after the
	Pood:	cycle.							
	0. No Start or	reneated	Start detect	bed					
	1: Start or rec	peated Sta	rt detected.	.00.					
Bit 4:	STO: SMBus	Stop Flag							
	Write:	1 0							
	0: No STOP	condition is	s transmitte	d.					
	1: Setting ST	O to logic	'1' causes a	a STOP cor	ndition to be to	ransmitte	d afte	er the	next ACK
	cycle. Whe	n the STO	P condition	is generate	ed, hardware	clears ST	O to	logic	'0'. If both
	STA and S	TO are set	, a STOP c	ondition is t	ransmitted fo	ollowed by	/ a S	TART	condition.
	Read:	andition do	tootod						
	1: Stop condi	tion detect	ad (if in Sla	ve Mode) o	n pending (if	in Master	Mod	<u>ام</u> ا	
Bit 3	ACKRO: SMI	Rus Ackno	wledge Reg	nuest	n pending (ii	in master	woo	<i>ic)</i> .	
Bit 0.	This read-onl	v bit is set	to logic '1'	when the S	MBus has rec	eived a b	vte a	ind ne	eds the ACK
	bit to be writt	en with the	e correct AC	K response	e value.		<i>,</i>		
Bit 2:	ARBLOST: S	MBus Arbi	tration Lost	Indicator.					
	This read-onl	ly bit is set	to logic '1'	when the S	MBus loses a	arbitration	ı whi	e ope	rating as a
	transmitter. A	lost arbitr	ation while	a slave ind	cates a bus e	error conc	lition	•	
Bit 1:	ACK: SMBus	Acknowle	dge Flag.						
	This bit define	es the out-	going ACK	level and r	ecords incom	Ing ACK	level	s. It sh	ould be writ-
	ten each time	e a byte is	received (w	nen ACKR	Q=1), or read	i aπer eac	n by	te is tr	ansmitted.
		r Mode)	nas been n			woue) C		ii be ti	ansmitteu (ii
	1. An "acknow	wledge" ha	as been rece	eived (if in ⁻	Fransmitter M	lode) OR	will ł	oe tran	smitted (if in
	Receiver M	lode).						, s a an	
Bit 0:	SI: SMBus In	terrupt Fla	g.						
	This bit is set	by hardwa	are under th	ne conditior	ns listed in Tal	ble 18.3.	SI m	ust be	cleared by
	software. Wh	ile SI is se	t, SCL is he	eld low and	the SMBus is	s stalled.			



Bit	Set by Hardware When:	Cleared by Hardware When:
MASTER	 A START is generated. 	A STOP is generated.Arbitration is lost.
TXMODE	 START is generated. SMB0DAT is written before the start of an SMBus frame. 	 A START is detected. Arbitration is lost. SMB0DAT is not written before the start of an SMBus frame.
STA	 A START followed by an address byte is received. 	Must be cleared by software.
STO	 A STOP is detected while addressed as a slave. Arbitration is lost due to a detected STOP. 	 A pending STOP is generated.
ACKRQ	 A byte has been received and an ACK response value is needed. 	After each ACK cycle.
ARBLOST	 A repeated START is detected as a MASTER when STA is low (unwanted repeated START). SCL is sensed low while attempting to gener- ate a STOP or repeated START condition. SDA is sensed low while transmitting a '1' (excluding ACK bits). 	• Each time SI is cleared.
ACK	 The incoming ACK value is low (ACKNOWLEDGE). 	• The incoming ACK value is high (NOT ACKNOWLEDGE).
SI	 A START has been generated. Lost arbitration. A byte has been transmitted and an ACK/NACK received. A byte has been received. A START or repeated START followed by a slave address + R/W has been received. A STOP has been received. 	 Must be cleared by software.

Table 18.3. Sources for Hardware Changes to SMB0CN















Figure 21.1. T0 Mode 0 Block Diagram

21.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

21.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic '0' or when the input signal /INT0 is active as defined by bit IN0PL in register IT01CF (see Section "10.5. External Interrupts" on page 115 for details on the external input signals /INT0 and /INT1).





Figure 21.2. T0 Mode 2 Block Diagram



22.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA0 counter/timer is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic '1' and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.



Figure 22.5. PCA Software Timer Mode Diagram



22.3.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2-CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 5 is forced into software timer mode.
- Writes to the Module 5 mode register (PCA0CPM5) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH5 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH5. Upon a PCA0CPH5 write, PCA0H plus the offset held in PCA0CPL5 is loaded into PCA0CPH5 (See Figure 22.10).



Figure 22.10. PCA Module 5 with Watchdog Timer Enabled



SFR Definition 22.3. PCA0CPMn: PCA0 Capture/Compare Mode

SFR Page: PCA0CPM0: all pages, PCA0CPM1: all pages, PCA0CPM2: all pages, PCA0CPM3: all pages, PCA0CPM4: all pages, PCA0CPM5: all pages									
SFR Address: PCA0CPM0: 0xDA, PCA0CPM1: 0xDB, PCA0CPM2: 0xDC, PCA0CPM3: 0xDD, PCA0CPM4: 0xDE, PCA0CPM5: 0xDF									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
PWM16	n ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Bit 7:	PWM16n: 16-bit Pulse Width Modulation Enable								
	This bit selects 16-bit mode when Pulse Width Modulation mode is enabled (PWMn = 1).								
	0: 8-bit PWN	0: 8-bit PWM selected.							
	1: 16-bit PWM selected.								
Bit 6:	ECOMn: Comparator Function Enable.								
	This bit enables/disables the comparator function for PCA0 module n.								
	0: Disabled.								
	1: Enabled.								
Bit 5:	CAPPn: Capture Positive Function Enable.								
	This bit enables/disables the positive edge capture for PCA0 module n.								
	U: Disabled.								
	1: ENADIEG.								
BIT 4:	CAPNn: Capture Negative Function Enable.								
	I his bit enables/disables the negative edge capture for PCAU module h.								
	0. Disabled.								
Bit 3.	1: Enabled.								
Dit 5.	This hit enables/disables the match function for PCA0 module n. When enabled matches							matches of	
	the PCA0 counter with a module's capture/compare register cause the CCEn bit in PCA0MD								
	register to be set to logic '1'								
	0 [.] Disabled	e eet te legi							
	1: Enabled.								
Bit 2:	TOGn: Toggle Function Enable.								
-	This bit enables/disables the toggle function for PCA0 module n. When enabled. matches							matches of	
	the PCA0 counter with a module's capture/compare register cause the logic level on the								
	CEXn pin to toggle. If the PWMn bit is also set to logic '1', the module operates in Frequency								
	Output Mode.								
	0: Disabled.								
	1: Enabled.								
Bit 1:	PWMn: Puls	e Width Mo	dulation Mo	ode Enable.					
	This bit enab	oles/disable	s the PWM	function for	PCA0 mod	lule n. Whe	n enabled,	, a pulse	
	width modul	ated signal	is output on	the CEXn	pin. 8-bit PV	VM is used	if PWM16	n is logic '0';	
	16-bit mode	is used if P	WM16n log	ic '1'. If the	TOGn bit is	also set, th	ne module	operates in	
	Frequency C	Dutput Mode	Э.						
	0: Disabled.								
	1: Enabled.								
Bit 0:	ECCFn: Cap	oture/Compa	are Flag Int	errupt Enab	ole.	0= \ · ·			
	This bit sets	the maskin	g of the Ca	oture/Comp	are Flag (C	CFn) interr	upt.		
		CEN INTERIU	pis.	interret	au oot		et.		
	i: Enable a	Capture/Co	mpare Flag	interrupt re	equest when	I UUFN IS S	ຍເ.		

